Method and apparatus for testing counter and serial access memor

Details Method and apparatus for testing counter and serial access memor Method and apparatus for testing counter and serial access memor

1997-10-28

1999-07-27

Le, Vu A.

Static information storage and retrieval

Read/write circuit

Testing

365221, 365239, G11C 700

Patent

active

059301864

ABSTRACT:
In a method for testing a counter, the counter is first set at a predetermined initial value. Then, the counter is incremented in response to the clocks. The number of the clocks is counted until a carry is outputted from the counter to provide an actual counted value. The actual counted value is compared to a reference value, which is calculated in advance. And then, the counter is decided whether to be operating normally or not on the basis of the result of the comparison.

REFERENCES:
patent: 4336448 (1982-06-01), Shipp et al.
patent: 4661930 (1987-04-01), Tran
patent: 4991185 (1991-02-01), Hatten et al.
patent: 5412580 (1995-05-01), Fulcomer et al.
patent: 5430688 (1995-07-01), Takasugi
patent: 5473651 (1995-12-01), Guzinski et al.

Affiliated with

Also associated with

Rating

Method and apparatus for testing counter and serial access memor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for testing counter and serial access memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing counter and serial access memor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-886983