Excavating
Patent
1995-10-18
1997-12-09
Beausoliel, Jr., Robert W.
Excavating
G11C 2900
Patent
active
056967705
ABSTRACT:
A method and apparatus for testing circuits with memories is provided in which a memory array (26) is coupled to memory input logic (33) and memory output logic (34). Furthermore, forcing circuitry (36) is coupled in parallel with memory (26). An automatic test pattern generator transmits test patterns to memory input logic (33) to test its functionality. During testing operations, a memory array (26) is tri-stated. Tri-stating is accomplished by programming the automatic test pattern generator with a model of a tri-stating circuit (38) rather than actual memory array (26). Memory output logic (34) is tested by forcing its inputs through forcing circuitry (36). Forcing circuitry (36) forces the inputs to memory output logic (34) either by receiving a pattern from the automatic test pattern generator or by generating signals based on the outputs from memory input logic (33).
REFERENCES:
patent: 4063080 (1977-12-01), Eichelberger
patent: 4195770 (1980-04-01), Benton et al.
patent: 4481627 (1984-11-01), Beauchesne et al.
patent: 4862460 (1989-08-01), Yamaguchi
patent: 5285453 (1994-02-01), Gruodis
patent: 5377122 (1994-12-01), Werner et al.
patent: 5392277 (1995-02-01), Hiserote
Beausoliel, Jr. Robert W.
Brady III W. James
Donaldson Richard L.
Elmore Stephen C.
Swayze, Jr. W. Daniel
LandOfFree
Method and apparatus for testing circuitry with memory and with does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing circuitry with memory and with , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing circuitry with memory and with will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1613678