Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2000-02-18
2003-05-06
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C365S201000
Reexamination Certificate
active
06560730
ABSTRACT:
TECHNICAL FIELD
The present invention relates to a method and apparatus for testing a non-volatile memory array and more particularly for testing a non-volatile memory array of the type having a low number of output pins, such as a non-volatile memory array having a serial output of data.
BACKGROUND OF THE INVENTION
Non-volatile memory devices are well-known in the art. In the prior art, to test the memory cells of a non-volatile memory array in the device, the tester typically writes data having a test pattern into the non-volatile memory device. The memory cells which store the test pattern are then read out of the device and are then compared to the expected test pattern. If the comparison shows a flaw, then certain of the memory cells of the memory array in the device are flawed.
Because the testing of the memory cells of a non-volatile memory device involves the writing of a number of different test pattern data into the memory and then reading the data out, the testing of the memory cells of a non-volatile memory array is one of the bottlenecks.
The bottleneck for testing the memory cells of a non-volatile memory array is further exacerbated if the memory device is one that has a low pin output count, such as a serial device. In a serial device, typically, one data pin output is provided and data from the memory cells of the memory array must be read out serially. In a typical test procedure to test the memory cells of a serial output non-volatile memory device, the bit data is serially outputted from the memory device one at a time until an entire byte is read out with the byte of data preceded and followed an acknowledgment signal. Thus, due to the limited access of data from the memory device to the outside world of tester, this creates a bottleneck to the high speed testing of the non-volatile memory device.
SUMMARY OF THE INVENTION
Accordingly, in the present Invention, a method and apparatus are provided to test a non-volatile memory device. The non-volatile memory device has an array of non-volatile memory cells which are arranged in a plurality of columns and rows. A plurality of sense amplifiers are provided with one associated with each column. Each of the sense amplifiers receives the signal read from a memory cell in the associated column. A plurality of latches for storing a plurality of test signals are also provided. A plurality of comparators are also provided. One comparator is associated with each latch and with each sense amplifier for receiving the signals therefrom and for comparing same and for generating a test result signal. A logic circuit receives a plurality of the test result signals which are the outputs of the plurality of comparators and generates an output signal in response thereto. The output signal is supplied on an output pin.
REFERENCES:
patent: 5787038 (1998-07-01), Park
patent: 5928373 (1999-07-01), Yoo
patent: 6069822 (2000-05-01), Canegallo
patent: 6122197 (2000-09-01), Sinai et al.
Chase Shelly A
De'cady Albert
Gray Cary Ware & Freidenrich LLP
Silicon Storage Technology, Inc.
LandOfFree
Method and apparatus for testing a non-volatile memory array... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing a non-volatile memory array..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing a non-volatile memory array... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3040548