Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data... – Inhibiting timing generator or component
Reexamination Certificate
2005-11-01
2005-11-01
Browne, Lynne H. (Department: 2116)
Electrical computers and digital processing systems: support
Clock control of data processing system, component, or data...
Inhibiting timing generator or component
C713S600000, C713S500000, C713S300000, C713S320000, C713S322000
Reexamination Certificate
active
06961864
ABSTRACT:
According to one embodiment, a computer system is disclosed. The computer system includes a first clock receiver, one or more clock traces coupled to the clock generator, and clock generator coupled to the one or more clock traces. The clock generator gates clock signals to the first clock receiver in response to detecting that the clock traces have been disconnected from electrical ground.
REFERENCES:
patent: 4963907 (1990-10-01), Inoue et al.
patent: 5274677 (1993-12-01), Ohuchi et al.
patent: 5603036 (1997-02-01), Wells et al.
patent: 5799194 (1998-08-01), Allen et al.
patent: 6232820 (2001-05-01), Long et al.
patent: 6301671 (2001-10-01), Boice et al.
patent: 6675305 (2004-01-01), Mohammad
patent: 0476394 (1992-03-01), None
PCT Search Report, PCT/US03/12347, Mailed Jun. 5, 2004.
Blakely Sokoloff Taylor and Zafman
Browne Lynne H.
Intel Corporation
Trujillo James K.
LandOfFree
Method and apparatus for terminating clock signals upon... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for terminating clock signals upon..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for terminating clock signals upon... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3515380