Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-06-28
1999-06-01
Donaghue, Larry D.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711155, G06F 1314
Patent
active
059096993
ABSTRACT:
Requests to memory issued by an agent on a bus are satisfied while maintaining cache consistency. The requesting agent may issue a request to another agent, or the memory unit, by placing the request on the bus. Each agent on the bus snoops the bus to determine whether the issued request can be satisfied by accessing its cache. An agent which can satisfy the request using its cache, i.e., the snooping agent, issues a signal to the requesting agent indicating so. The snooping agent places the cache line which corresponds to the request onto the bus, which is retrieved by the requesting agent. In the event of a read request, the memory unit also retrieves the cache line data from the bus and stores the cache line in main memory. In the event of a write request, the requesting agent transfers write data over the bus along with the request. This write data is retrieved by both the memory unit, which temporarily stores the data, and the snooping agent. Subsequently, the snooping agent transfers the entire cache line over the bus. The memory unit retrieves this cache line, merges it with the write data previously stored, and writes the merged cache line to memory.
REFERENCES:
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 5072369 (1991-12-01), Theus et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5341487 (1994-08-01), Derwin et al.
patent: 5345578 (1994-09-01), Manasse
patent: 5386511 (1995-01-01), Morata et al.
patent: 5420991 (1995-05-01), Konigsfeld et al.
"Pentium Processor User's Manual: vol. 1: Pentium Processor Data Book," Intel Corporation, 1993, pp. 6-34 through 6-45.
"The Metaflow Architecture," Val Popescu, et al., IEEE Micro, Jun. 1991, pp. 10-13 and 63-73.
Brayton James M.
Fisch Matthew A.
Merchant Amit A.
Rhodehamel Michael W.
Sarangdhar Nitin V.
Donaghue Larry D.
Intel Corporation
Kalson Seth
LandOfFree
Method and apparatus for supporting read, write, and invalidatio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for supporting read, write, and invalidatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for supporting read, write, and invalidatio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-962694