Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-05-08
2007-05-08
Padmanabhan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S137000, C711S117000, C711S005000, C711S119000, C711S122000, C711S141000, C711S142000, C711S143000, C711S144000, C711S163000
Reexamination Certificate
active
10787386
ABSTRACT:
One embodiment of the present invention provides a system that facilitates avoiding locks by speculatively executing critical sections of code. During operation, the system allows a process to speculatively execute a critical section of code within a program without first acquiring a lock associated with the critical section. If the process subsequently completes the critical section without encountering an interfering data access from another process, the system commits changes made during the speculative execution, and resumes normal non-speculative execution of the program past the critical section. Otherwise, if an interfering data access from another process is encountered during execution of the critical section, the system discards changes made during the speculative execution, and attempts to re-execute the critical section.
REFERENCES:
patent: 5237694 (1993-08-01), Horne et al.
patent: 5623628 (1997-04-01), Brayton et al.
patent: 6460124 (2002-10-01), Kagi et al.
patent: 2002/0083274 (2002-06-01), Gharachorloo et al.
patent: 2002/0087810 (2002-07-01), Boatright et al.
patent: 2003/0079094 (2003-04-01), Rajwar et al.
patent: 2004/0162967 (2004-08-01), Tremblay et al.
patent: 2004/0187123 (2004-09-01), Tremblay et al.
patent: WO 01 93028 (2001-12-01), None
patent: WO 03/054693 (2003-07-01), None
Publication: “Speculative Lock Elison: Enabling High Concurrent Multithreaded Execution” by Rajwar R. et al. Proceedings of the 34thAnnual ACM/IEEE International Symposium on Microarchitecture, Austin TX, Dec. 1-5, 2001, International Symposium on Microarchitecture, Los Alamitos, CA: IEEE Comp. Soc, US, Dec. 1, 2001, pp. 294-305, XP001075852, ISBN: 0-7695-1369-7.
Publication: “Improving the Throughput of Synchronization by Insertion of Delays” by Rajwar R. et al. Proceedings of the 6thInternational Symposium on High-Performance Computer Architecture, Jan. 8-12, 2000, pp. 168-179.
“The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization”, by J. Gregory Steffan et al., 1998, IEEE, pp. 2-13.
“Hybrid Hardware/Software Transactional Memory”, by Mark Moir et al., XP-002407376.
“Hybrid Transactional Memory”, by Mark Moir, Sun Microsystems, Inc. 2005, XP-002407375.
Chaudhry Shailender
Jacobson Quinn A.
Tremblay Marc
Moore Patrick M
Padmanabhan Mano
Park Vaughan & Fleming LLP
Sun Microsystems Inc.
LandOfFree
Method and apparatus for supporting one or more servers on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for supporting one or more servers on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for supporting one or more servers on a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3799733