Method and apparatus for supporting designing of LSI, and...

Details Method and apparatus for supporting designing of LSI, and... Method and apparatus for supporting designing of LSI, and...

2008-01-01

2008-01-01

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

10846517

ABSTRACT:
A design support apparatus includes a unit that inputs a user net list created by using hard macro cells excluding test circuits, and a unit that arranges hard macro cells using a frame into which hard macro cells, where timing-converged physical information includes test terminals, and test circuits are embedded as arrangement/wiring information. Moreover, includes a unit that arranges and wires the test circuits using the arrangement/wiring information of the test circuit embedded into the frame, a unit that recognizes arrangement/wiring information where the arrangement/wiring information of the test circuits is removed from arrangement/wiring information obtained by wiring, and a unit outputs a net list of a logic structure.

REFERENCES:
patent: 5715171 (1998-02-01), Mori et al.
patent: 6106568 (2000-08-01), Beausang et al.

Affiliated with

Also associated with

Rating

Method and apparatus for supporting designing of LSI, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for supporting designing of LSI, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for supporting designing of LSI, and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3906168