Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-01-04
2011-01-04
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C703S014000, C703S015000
Reexamination Certificate
active
07865850
ABSTRACT:
A methodology is provided to perform noise analysis in the implementation stage of the design of an integrated circuit, and based upon analysis results, a floorplan may be adjusted or guard rings may be inserted to reduce the impact of digital switching noise upon noise sensitive circuits.
REFERENCES:
patent: 5459349 (1995-10-01), Kobatake
patent: 7024652 (2006-04-01), McGaughy et al.
patent: 7047510 (2006-05-01), Chopra et al.
patent: 7243323 (2007-07-01), Williams et al.
patent: 2002/0095648 (2002-07-01), Saito
patent: 2002/0164851 (2002-11-01), Wu et al.
patent: 2003/0177427 (2003-09-01), Fattouh et al.
patent: 2004/0187085 (2004-09-01), Sinha et al.
patent: 2005/0257077 (2005-11-01), Dutta et al.
patent: 2006/0184904 (2006-08-01), Murgai et al.
patent: 2007/0067747 (2007-03-01), Checka et al.
patent: 2007/0156379 (2007-07-01), Kulkarni
patent: 2007/0288219 (2007-12-01), Zafar et al.
patent: 2008/0072182 (2008-03-01), He et al.
patent: 2008/0093560 (2008-04-01), Puhakka et al.
patent: 2009/0006065 (2009-01-01), Kariat et al.
patent: 2009/0007032 (2009-01-01), Kariat et al.
patent: 2009/0234630 (2009-09-01), Clement
patent: WO 2007/012787 (2007-02-01), None
Kao, William H. et al., “Digital Block Modeling and Substrate Noise Aware Floorplanning for Mixed Signal SOCs,”. IEEE International Symposium on Circuits and Systems, May 27-30, 2007, pp. 1935-1938.
Mayaram, Karti, et al., “Modeling and Analysis for Substrate Noise Mitigation in High Frequency Integrated Circuits,” catalog page and statement of overview of research, Oregon State University, Corvallis, Oregon, ca. 2006.
Koukab, Adil, et al., “Modeling Techniques and Verification Methodologies for Substrate Coupling Effects in Mixed-Signal System-on-Chip Designs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, No. 6, Jun. 2004, pp. 823-836.
Clément, François, “Signal integrity analysis in wireless SoCs,” Design Line, United Business Media LLC, Manhasset, New York, May 14, 2007.
Gharpurey, Ranjit, et al., “Substrate Coupling: Modeling, Simulation and Design Perspectives,” IEEE 5th International Symposium on Quality Electronic Design, Mar. 22, 2004, pp. 283-290.
EN.WIKIPEDIA.ORG, “Signal Integrity,” online article.
Bearden, D, et al., “Design and Analysis of Power Distribution networks in PowerPC Microprocessors”, (1998), 6 pgs.
Blaauw, D, et al., “Design and Analysis of Power Supply Networks”, Chapter 20 of ‘EDA for IC Implementation, Circuit Design, and Process Technology’ published by CRC Press, Taylor & Francis Group, (2006), 20-1 through 20-14.
Checka, N, “Substrate Noise Analysis and Techniques for Mitigation in Mixed-Signal RF Systems”, MIT, (2005), 158 pgs.
Cho, M, et al., “Fast Substrate Noise-Aware Floorplanning with Preference Directed Graph for Mixed-Signal SOCs”, Proceedings of the 2006 conference on Asia South Pacific design automation, 765-770.
Chu, W, et al., “Noise Constraint Driven Placement for Mixed Signal Designs”, Proceedings of the 2003 International Symposium on Circuits and Systems, vol. 4 Issue 25-28 May 2003, IV-712-IV-715.
Hashimoto, T, et al., “LSI Noise Model for Power Integrity Analysis and Its Application”, Fujitsu Sci. Tech. J. 42.2, 266-273, Apr. 2006.
Iwata, A, et al., “Substrate Crosstalk Analysis in Mixed Signal CMOS Integrated Circuits”, Design Automation Conference, 2000, Proceedings of the ASP-DAC 2000. Asia and South Pacific Volume, Issue, 2000, 623-629.
Dong Xiaopeng
Kao William
Cadence Design Systems Inc.
Dinh Paul
Nguyen Nha T
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Method and apparatus for substrate noise aware floor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for substrate noise aware floor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for substrate noise aware floor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2710391