Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Reexamination Certificate
2006-07-04
2006-07-04
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
C365S229000, C365S230060
Reexamination Certificate
active
07072230
ABSTRACT:
A word line driver circuit for a semiconductor memory device. One or more transistors in the driver circuit are fabricated such that they are susceptible, under certain conditions, to gate-induced diode leakage (GIDL). One terminal of the transistors are coupled to a local supply node, which during standby conditions when the word line driver circuit is not driving a word line, is maintained at a voltage less than that of a global power supply node. In one embodiment, the local power supply node is coupled to the global power supply node by means of at least one decoupling transistor receiving a control signal at its gate and by a vt-connected transistor, such that the voltage on the local power supply node is maintained at a level not exceeding one transistor threshold voltage less than the global power supply node voltage when the decoupling transistor is off. When the decoupling transistor(s) is/are switched on prior to word line driving operation, the voltage on the local power supply node rises to the voltage of the global power supply node. Preferably, the control signal(s) controlling the decoupling transistor(s) are, or are derived from, control signals generated for purposes other than controlling the decoupling transistor.
REFERENCES:
patent: 4817055 (1989-03-01), Arakawa et al.
patent: 5274601 (1993-12-01), Kawahara
patent: 5375247 (1994-12-01), Hueser
patent: 5604711 (1997-02-01), Cueung
patent: 5615162 (1997-03-01), Houston
patent: 5656946 (1997-08-01), Sim
patent: 5703825 (1997-12-01), Akiba et al.
patent: 5740118 (1998-04-01), Sato et al.
patent: 5901103 (1999-05-01), Harris et al.
patent: 5907518 (1999-05-01), Shirley et al.
patent: 6016281 (2000-01-01), Brox
patent: 6038191 (2000-03-01), Fukuhara et al.
patent: 6090671 (2000-07-01), Balasubramanyam et al.
patent: 6097070 (2000-08-01), Mandelman et al.
patent: 6104665 (2000-08-01), Hung et al.
patent: 6208567 (2001-03-01), Yamauchi et al.
patent: 6236617 (2001-05-01), Hsu et al.
patent: 6269046 (2001-07-01), Lee et al.
patent: 6281079 (2001-08-01), Heineck et al.
patent: 6297105 (2001-10-01), Guo
patent: 6303445 (2001-10-01), Ma
patent: 6414899 (2002-07-01), Afgahahi et al.
patent: 6512705 (2003-01-01), Koelling et al.
patent: 6873562 (2005-03-01), Koelling et al.
patent: 01229496 (1989-09-01), None
US 6,294,421, 09/2001, Gonzalez et al. (withdrawn).
Koelling Jeff
Morris Jon
Omer Rishad
Schreck John
Micro)n Technology, Inc.
Nguyen Tan T.
Wong Cabello Lutsch Rutherford & Brucculeri LLP
LandOfFree
Method and apparatus for standby power reduction in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for standby power reduction in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for standby power reduction in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3578295