Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1998-05-05
2000-07-04
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 9, G06F 1750
Patent
active
060832711
ABSTRACT:
Methods and apparatus for use with electronic circuit design tools to define and test multiple power and ground domains within an electronic circuit design. The present invention defines a power and ground specification associated with a CAD/CAE tools design database. To build the power and ground specification, first, power and ground domains are defined and the circuit design is partitioned into one or more groups of devices which correspond to the power and ground domains. Second, power and ground signals are associated with these defined groups of devices. Lastly, this information is stored within a power and ground specification integrated with the information within the design database to allow the CAD/CAE tools to test the multiple power and ground domains within the IC or circuit board design.
REFERENCES:
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4638442 (1987-01-01), Bryant et al.
patent: 4731643 (1988-03-01), Dunham et al.
patent: 5047949 (1991-09-01), Yamaguchi et al.
patent: 5313079 (1994-05-01), Brasen et al.
patent: 5349542 (1994-09-01), Brasen et al.
patent: 5378904 (1995-01-01), Suzuki et al.
patent: 5418733 (1995-05-01), Kamijima
patent: 5483461 (1996-01-01), Lee et al.
patent: 5502649 (1996-03-01), Hirata
patent: 5537328 (1996-07-01), Ito
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5689432 (1997-11-01), Blaauw et al.
patent: 5870308 (1999-02-01), Dangelo et al.
Mehranfer "STAT: A Schematic to Artwork Translator for Custom Analog Cells," Proceedings of the IEEE 1990 Custom integrated Circuits Conference, May 13-16, 1990, p.30.2/1-30.2/4.
Mitsuhashi and Kuh "Power and Ground Network Topology Optimization for Cell Based VLSIs," 29th ACM/IEEE Design Automation Conference, Jun. 8-12, 1992, p.524-529.
Stanisic et al. "Power Distribution Synthesis for Analog and Mixed-Signal ASICs in RAIL," Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 9-12, 1993, p.17.4.1-17.4.5.
Stanisic et al. "Mixed-Signal Noise-Decoupling Via Simultaneous Power Distribution Design and Cell Customization in RAIL," Proceedings of the IEEE 1994 Custom Integrated Circuits Conference, May 1-4, 1994, p.533-536.
Farbarik et al. "CAD Tools for Area-Distributed I/O Pad Packaging," 1997 IEEE Multi-Chip Module Conference, Feb. 4-5, 1997, p.125-129.
Dalal et al. "Design of an Efficient Power Distribution Network for the UltraSPARC-I Microprocessor," Proceedings of the 1995 IEEE International Conference on Computer Design: VSLI in Computers and Processors, Oct. 2-4, 1995, p.118-123
Garbowski Leigh Marie
Lintz Paul R.
LSI Logic Corporation
LandOfFree
Method and apparatus for specifying multiple power domains in el does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for specifying multiple power domains in el, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for specifying multiple power domains in el will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1482039