Method and apparatus for-soft-output viterbi detection using...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S795000, C714S800000

Reexamination Certificate

active

07607072

ABSTRACT:
Methods and apparatus are provided for performing Soft-Output Viterbi Algorithm (SOVA) detection at higher data rates than achievable with conventional designs. A received signal is processed by (i) determining at least three selection signals that define a plurality of paths through a multiple-step trellis into a given state, wherein a first of the plurality of paths is a winning path for each single-step-trellis period of a multiple-step-trellis cycle, a second path is a winning path for a first single-step-trellis period and is a losing path for a second single-step-trellis period of a multiple-step-trellis cycle and a third path is a losing path for a first single-step-trellis period and is a winning path for a second single-step-trellis period of a multiple-step-trellis cycle; and (ii) determining at least one reliability value (such as a reliability value for a bit decision associated with a maximum-likelihood path through the multiple-step trellis or a plurality of reliability values for each multiple-step-trellis cycle).

REFERENCES:
patent: 6094465 (2000-07-01), Stein et al.
patent: 6396878 (2002-05-01), Piirainen
patent: 6581182 (2003-06-01), Lee
patent: 7020214 (2006-03-01), Bickerstaff
patent: 7032163 (2006-04-01), Yano et al.
patent: 7085992 (2006-08-01), Becker et al.
patent: 7136413 (2006-11-01), Hwang et al.
patent: 7222288 (2007-05-01), Varma et al.
Black et al., “A 140-Mb/x, 32-State, Radix-4 Vieterbi Decoder,” IEEE Journal of Solid-State Circuits, vol. 27, No. 12, pp. 1877-1885 (Dec. 1992).
Fettweis et al., “High-Speed Parallel Viterbi Decoding: Algorithm and VLSI-Architecture,” IEEE Communications Magazine, pp. 46-54 (May 1991).
Joeressen et al., “A 40 Mb/s Soft-Output Viterbi Decoder,” IEEE Journal of Solid-State Circuits, vol. 30, No. 7, pp. 812-818 (Jul. 7, 1995).
Joeressen et al., “High-Speed VLSI Architecture for Soft-Output Viterbi Decoding,” Conference on Application Specific Array Processors, pp. 373-384 (Aug. 4-7, 1992).
Yeo et al., “A500-Mb/s Soft-Output Viterbi Decoder,” IEEE Journal of Solid-State Circuits, vol. 38, No. 7, pp. 1234-1241 (Jul. 7, 2003).
Bickerstaff et al., “A 24Mb/s Radix-4 LogMAP Turbo Decoder for 3GPP-HSDPA Mobile Wireless,” IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, vol. 1, pp. 150-484 (2003).
Black et al., “A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder,” IEEE Journal of Solid-State Circuits, vol. 27, Issue 12, pp. 1877-1885 (Dec. 1992).
Cypher et al., “Generalized Trace Back Techniques for Survivor Memory Management in the Viterbi Algorithm,” Global Telecommunications Conference and Exhibition, Communications: Connecting the Future, vol. 2, pp. 1318-1322 (Dec. 2-5, 1990).
Fettweis et al, “High-Speed Parallel Viterbi Decoding: Algorithm and VLSI-Architecture,” IEEE Communications Magazine, vol. 29, Issue 5, pp. 46-55 (May 1991).
Hagenauer et al., “A Viterbi Algorithm with Soft-Decision Outputs and its Applications,” IEEE Global Telecommunications Conference (Globecom), vol. 3, pp. 1680-1686 (Nov. 1989).
Joeressen et al., “High-Speed VLSI Architectures for Soft-Output Viterbi Decoding,” Proceedings of the International Conference on Application Specific Array Processors, pp. 373-384 (Aug. 4-7, 1992).
Yeo et al., “A 500-Mb/s Soft-Output Viterbi Decoder,” IEEE Journal of Solid-State Circuits, vol. 38, No. 7, pp. 1234-1241 (Jul. 2003).
Li et al., “Multi-Order Soft Output Viterbi Algorithm (SOVA) Decoder Fix Point Performance Simulation,” Proc. of Info-Tech and Info-Net, vol. 2, pp. 151-155 (Oct. 29, 2001).
Luthi et al., “High Rate Soft Output Viterbi Decoder,” Proc. European Design and Test Conference, pp. 315-319 (Mar. 11, 1996).
Joeressen et al., “High-Speed VLSI Architectures for Soft-Output Viterbi Decoding,” Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol. 8, No. 2, pp. 169-181 (Oct. 1, 1994).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for-soft-output viterbi detection using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for-soft-output viterbi detection using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for-soft-output viterbi detection using... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4087010

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.