Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-03-13
2007-03-13
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
10041040
ABSTRACT:
A transmitting device and a receiving device are coupled via a high-speed serial interface within a computer system. The transmitting device transmits a packet for a request transaction to a receiving device. The receiving device checks for error conditions. If an error condition exists and if the packet for the request transaction indicates that a completion is not expected by the transmitting device, an error message is delivered by the receiving device to the transmitting device.
REFERENCES:
patent: 3680058 (1972-07-01), De Santis
patent: 3735363 (1973-05-01), Beers
patent: 4058672 (1977-11-01), Crager
patent: 4464717 (1984-08-01), Keeley
patent: 4621364 (1986-11-01), Tschoepe
patent: 5033047 (1991-07-01), Uehara
patent: 5187780 (1993-02-01), Clark
patent: 5293379 (1994-03-01), Carr et al.
patent: 5390298 (1995-02-01), Kuszmaul et al.
patent: 5414717 (1995-05-01), Matsumoto et al.
patent: 5522045 (1996-05-01), Sandberg
patent: 5699519 (1997-12-01), Shiobara
patent: 5867652 (1999-02-01), Hurvig
patent: 5909427 (1999-06-01), Manning et al.
patent: 5920705 (1999-07-01), Lyon et al.
patent: 5968197 (1999-10-01), Doiron
patent: 6055236 (2000-04-01), Nessett et al.
patent: 6084869 (2000-07-01), Fishman et al.
patent: 6154839 (2000-11-01), Arrow et al.
patent: 6359877 (2002-03-01), Rathonyi et al.
patent: 6389016 (2002-05-01), Sabaa et al.
patent: 6395637 (2002-05-01), Park et al.
patent: 6424625 (2002-07-01), Larsson et al.
patent: 6493343 (2002-12-01), Garcia et al.
patent: 6515967 (2003-02-01), Wei et al.
patent: 6519731 (2003-02-01), Huang et al.
patent: 6622187 (2003-09-01), Brune
patent: 6690648 (2004-02-01), Niida
patent: 6691192 (2004-02-01), Ajanovic
patent: 6694440 (2004-02-01), Ishibashi
patent: 6760307 (2004-07-01), Dunning et al.
patent: 2002/0122411 (2002-09-01), Zimmerman
patent: 2003/0031208 (2003-02-01), Anehem et al.
patent: 2003/0039209 (2003-02-01), Webber
patent: 0 884 880 (1998-12-01), None
patent: 0 967 757 (1999-12-01), None
Greenwald, M., et al., “Designing an Academic Firewall: Policy, Practice and Experience with SURF”, Proceedings of the IEEE Symposium on Network and Distributed System Security (SNDSS '96), San Diego, CA, pp. 79-92 (Feb. 22-23, 1996).
HyperTransport Technology Consortium, “HyperTransport I/O Link Specification”, Revision 1.03, Chapter 10, pp. 111-118 (Oct. 10, 2001).
IBM Corporation, “Deadlock-Free Message Passing Protocol in CSP-Based Languages”, IBM Technical Disclosure Bulletin, vol. 37, No. 7, pp. 192-195 (Dec. 1989).
Mitra, N., “Efficient Encoding Rules for ASN/1-Based Protocols”, AT&T Technical Journal, vol. 73, No. 3, New York, US, pp. 80-93 (May/Jun. 1994).
Defense Advanced Research Projects Agency, “RFC 791”, Sep. 1981.
Shanley, Ton, “PCI-X System Architecture”, Mindshare, Inc., Addison-Wesley, Nov. 21, 2000.
Ajanovic Jasmin
Harriman David
Solomon Gary
Abraham Esaw
Crawford Ted A.
De'cady Albert
LandOfFree
Method and apparatus for signaling an error condition to an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for signaling an error condition to an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for signaling an error condition to an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3785070