Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-12-21
2004-05-11
Lefkowitz, Sumati (Department: 2189)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C712S034000
Reexamination Certificate
active
06735659
ABSTRACT:
BACKGROUND
As more functionality is integrated into the PC platform by the inclusion of an increasing number of semiconductor devices, system attributes such as system power consumption, cost, and performance also increase. Performance concerns may be addressed by such methods as coupling devices to the microprocessor directly by placing them on the microprocessor's Front-Side Bus (FSB). This technique helps to avoid some of the arbitration bottlenecks resulting when several devices are coupled to the microprocessor via a core-logic chipset, such as a Memory Controller Hub (MCH) or “north bridge” chipset. This method also allows such devices to have a more direct path to system memory resources, thereby reducing the need for costly local memory.
However, cost and power issues may arise due to the added bus logic needed to interface devices to the FSB that are “asymmetric” in relation to the microprocessor architecture. The term “asymmetric” refers to non-uniformity of bus-interface architecture and bus protocol between a device, such as a co-processor, and a microprocessor coexisting on the FSB. One approach to this problem is to integrate additional bus logic into the substrate of the co-processor. However, this may result in only marginal improvements in power consumption and system cost, since the amount of bus logic is not significantly reduced.
Therefore, existing methods of interfacing a microprocessor to a co-processing device are not optimal for improving system performance, cost, and power consumption.
REFERENCES:
patent: 4864567 (1989-09-01), Giorgio
patent: 5313586 (1994-05-01), Rutman
patent: 5416908 (1995-05-01), DiCarlo et al.
patent: 5471414 (1995-11-01), Kumar et al.
patent: 5802382 (1998-09-01), Greenberger et al.
patent: 5854908 (1998-12-01), Ogilvie et al.
patent: 5926583 (1999-07-01), Iwase et al.
patent: 5958024 (1999-09-01), Typaldos et al.
patent: 6029223 (2000-02-01), Klein
patent: 6128311 (2000-10-01), Poulis et al.
patent: 6334179 (2001-12-01), Curran et al.
patent: 6339808 (2002-01-01), Hewitt et al.
patent: 6631465 (2003-10-01), Chen et al.
patent: 2002/0091826 (2002-07-01), Comeau et al.
Nakanishi Tosaku
Sritanyaratana Siripong
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Lefkowitz Sumati
LandOfFree
Method and apparatus for serial communication with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for serial communication with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for serial communication with a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3214879