Electrical computers and digital processing systems: processing – Instruction issuing – Simultaneous issuance of multiple instructions
Reexamination Certificate
2011-04-05
2011-04-05
Kindred, Alford W (Department: 2181)
Electrical computers and digital processing systems: processing
Instruction issuing
Simultaneous issuance of multiple instructions
Reexamination Certificate
active
07921277
ABSTRACT:
According to embodiments of the invention, there is disclosed a computer processor architecture; and in particular a computer processor, a method of operating the same, and a computer program product that makes use of an instruction set for the computer. In one embodiment according to the invention, there is provided a computer processor comprising: a decode unit for decoding a stream of instruction packets from a memory, each instruction packet comprising a plurality of instructions; a first processing channel comprising a plurality of functional units and operable to perform control processing operations; a second processing channel comprising a plurality of functional units and operable to perform data processing operations; wherein the decode unit is operable to receive an instruction packet and to detect if the instruction packet defines (i) a plurality of control instructions or (ii) a plurality of instructions one or more of which is a data processing instruction, and wherein when the decode unit detects that the instruction packet comprises a plurality of control instructions said control instructions are supplied to the first processing channel for execution in program order.
REFERENCES:
patent: 5423051 (1995-06-01), Fuller et al.
patent: 5600801 (1997-02-01), Parks et al.
patent: 5600810 (1997-02-01), Ohkami et al.
patent: 5737631 (1998-04-01), Trimberger
patent: 5922065 (1999-07-01), Hull et al.
patent: 5956518 (1999-09-01), DeHon et al.
patent: 6061367 (2000-05-01), Siemers
patent: 6292845 (2001-09-01), Fleck et al.
patent: 6725357 (2004-04-01), Cousin
patent: 6880150 (2005-04-01), Takayama et al.
patent: 7234042 (2007-06-01), Wilson
patent: 2002/0010852 (2002-01-01), Arnold et al.
patent: 2002/0063577 (2002-05-01), Abbott
patent: 2002/0174266 (2002-11-01), Palem et al.
patent: 2003/0154358 (2003-08-01), Seong Nak-Hee et al.
patent: 2004/0054876 (2004-03-01), Grisenthwaite et al.
patent: 2004/0215593 (2004-10-01), Sharangpani et al.
patent: 2005/0044434 (2005-02-01), Kahle et al.
patent: 2005/0223196 (2005-10-01), Knowles
“Variable Length Instruction Compression for Area Minimization”, Piia Simonen, Ilkka Saastamoinen, Jari Nurmi, 2003, IEEE,, p. 3.
Structured Computer Organization, Andrew S. Tanenbaum, 1984, Prentice-Hall, Inc., 2nd Edition, pp. 10-11.
Beebe B et al., “Instruction Sequencing Control” IBM Technical Disclosure Bulletin, IBM Corp., New York, US, XP-001032127.
International Search Report dated May 19, 2006.
Beebe, B.O. et al., “Instruction Sequencing Control,” IBM Technical Disclosure Bulletin, May 19, 1972, pp. 3599-3611, vol. 14, No. 12, XP001032127.
Bolotski, et al., “Unifying FPGAs and SIMD Arrays,” M.I.T. Transit Project, Feb. 8, 1994, pp. 1-22, Transit Note #95.
Stokes, “A Brief Look at the PowerPC 970,” Ars Technica, 2002, pp. 1-3.
Alippi, et al., “Determining the Optimum Extended Instruction-Set Architecture for Application Specific Reconfigurable VLIW CPUs,” IEEE, 2001, pp. 50-56.
European Search Report; Oct. 21, 2009.
Hennessy, John and Patterson, David. “Computer Architecture: A Quantitative Approach”. Unknown Edition, May 2003. pp. 127-130 and D-1 through D-14.
Franklin Richard B
Icera Inc.
Kindred Alford W
LandOfFree
Method and apparatus for separate control processing and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for separate control processing and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for separate control processing and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2698973