Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1997-08-29
1999-11-02
Lane, Jack A.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
365 49, 365203, G11C 1500
Patent
active
059788852
ABSTRACT:
A computer memory system provides self-timed precharging and output signal latching. The method and apparatus are useful in accelerating search cycles for associative data in a memory such as a content addressable memory (CAM) where single transition memory search and output signal encoding is required. Feedback is provided to initiate memory precharging as soon as an actual search of the memory ends rather than at a next system clock transition.
REFERENCES:
patent: 3701980 (1972-10-01), Mundy
patent: 4780845 (1988-10-01), Threewitt
patent: 4881075 (1989-11-01), Weng
patent: 5175543 (1992-12-01), Lantz
patent: 5373290 (1994-12-01), Lempel et al.
patent: 5448733 (1995-09-01), Satoh et al.
patent: 5602770 (1997-02-01), Ohira
patent: 5859791 (1999-01-01), Schultz et al.
"Practical Dictionary Management For Hardware Data Compression", By Ziv & Lempel, Development of a Theme, Department of Computer Science & Engineering FR-35 University of Washington Seattle WA 98195, pp. 33-50.
"Compression Of Individual Sequences Via Variable-Rate Coding", By Jacob Ziv and Abraham Lempel, IEEE Transactions on Information Theory, vol. IT-24, No. 5, Sep. 1978.
Hewlett Packard Co.
Lane Jack A.
LandOfFree
Method and apparatus for self-timing associative data memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for self-timing associative data memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for self-timing associative data memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2150677