Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Patent
1996-09-16
2000-06-13
Butler, Dennis M.
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
713600, G06F 104
Patent
active
060761709
ABSTRACT:
In a data processing system, a memory control unit (22) provides a control register bit field (60), logic, and a state machine (62) which facilitate a programmable number of clocks for an initial access to an on-chip memory (20). Specifically, the memory control unit (22) allows an external user to modify memory control signals to provide consistent access times across different frequencies of the system clock and allows memory control signals to be modified to optimize access time dynamically. Also, programmable control of the control signals to the memory (20) allows the memory to operate at system clock frequencies which are higher than expected.
REFERENCES:
patent: 5383161 (1995-01-01), Sanemitsu
patent: 5432468 (1995-07-01), Moriyama et al.
patent: 5485589 (1996-01-01), Kocis et al.
patent: 5491814 (1996-02-01), Yee et al.
D.Mills, et al., "TA 7.I: A 3.3V 50MHz Synchronous 16Mb Flash Memory", IEEE/1995 ISSCC Slide Supplement, pp. 1-4.
Johnny K.F.Lee et al., "Branch Prediction Strategies and Branch Target Buffer Design", Jan. 1984, pp. 6-20.
Dinh Khoi Van
Glover Clinton Thomas
Nixon Matthew Russell
Butler Dennis M.
Motorola
LandOfFree
Method and apparatus for selectively programming access time in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for selectively programming access time in , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for selectively programming access time in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2079232