Method and apparatus for selectively enabling a...

Details Method and apparatus for selectively enabling a... Method and apparatus for selectively enabling a...

2011-06-14

2011-06-14

Moazzami, Nasser (Department: 2436)

Electrical computers and digital processing systems: support

Data processing protection using cryptography

C713S001000, C713S100000, C713S188000, C726S002000, C726S004000, C726S034000, C726S036000, C712S001000, C712S015000, C455S411000

Reexamination Certificate

active

07962760

ABSTRACT:
A system for selectively enabling a microprocessor-based system is disclosed. State information that describes the operating conditions or circumstances under which a user intends to operate the system is obtained. In the preferred embodiment of the invention, a valid hash value is determined, preferably based on the state information and preferably by locating the valid hash value within a table of valid hash values indexed by the state information. Candidate authorization information is obtained from the user, and a candidate hash value is generated by applying a hashing algorithm to the candidate authorization information, the state information, or a combination of the candidate authorization information and state information. The candidate hash value and the valid hash value are then compared, and the microprocessor-based system is enabled if the candidate hash value matches the valid hash value. In this manner, the designer or distributor of the system can determine, at the time of manufacture or distribution, the conditions and circumstances under which the system may be operated.

REFERENCES:
patent: 5388156 (1995-02-01), Blackledge, Jr. et al.
patent: 5406261 (1995-04-01), Glenn
patent: 5574786 (1996-11-01), Dayan et al.
patent: 5748083 (1998-05-01), Rietkerk
patent: 5790074 (1998-08-01), Rangedahl et al.
patent: 5887131 (1999-03-01), Angelo
patent: 5956633 (1999-09-01), Janhila
patent: 5966446 (1999-10-01), Davis
patent: 6125446 (2000-09-01), Olarig et al.
patent: 6138005 (2000-10-01), Park
patent: 6166888 (2000-12-01), Tsuda et al.
patent: 6370629 (2002-04-01), Hastings et al.
patent: 6370649 (2002-04-01), Angelo et al.
patent: 6418472 (2002-07-01), Mi et al.
patent: 6571335 (2003-05-01), O'Donnell et al.
patent: 6742129 (2004-05-01), Higgs et al.
patent: 6925566 (2005-08-01), Feigen et al.
patent: 7526654 (2009-04-01), Charbonneau
patent: 2002/0120845 (2002-08-01), Cromer et al.
patent: 2002/0152377 (2002-10-01), Bauman et al.
patent: 2003/0005315 (2003-01-01), Horvat et al.
patent: 2003/0014658 (2003-01-01), Walker et al.
patent: 2003/0014672 (2003-01-01), Desikamani et al.
patent: 2003/0063072 (2003-04-01), Brandenberg et al.
patent: 2003/0093517 (2003-05-01), Tarquini
patent: 2003/0105964 (2003-06-01), Brainard et al.
patent: 2004/0003288 (2004-01-01), Wiseman et al.
patent: 2004/0010553 (2004-01-01), Katz et al.
patent: 2004/0117616 (2004-06-01), Silvester
patent: 2004/0172535 (2004-09-01), Jakobsson et al.
Robert B. Jones et al, Efficient Validity Checking for Processor Verification, pp. 1-5, IEEE International Conference on Computer-Aided Design (ICCAD), 1995.

Affiliated with

Also associated with

Rating

Method and apparatus for selectively enabling a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for selectively enabling a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for selectively enabling a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2715028