Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1999-05-27
2000-08-15
Teska, Kevin J.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 4, 716 10, G06F 1750
Patent
active
061029610
ABSTRACT:
According to the invention, a method for valuing the contribution of IP Blocks into integrated circuit (IC) designs includes implementing a novel concept for valuing technical and economic factors. Based upon such factors, users can more reliably value, select and use IP Blocks for their IC design that furthers their objectives. In an embodiment according to the present invention, a method for determining a group of IP Blocks from a plurality of IP Blocks to incorporate into a circuit design includes the steps of determining a circuit architecture to be implemented by the circuit design, and determining a valuation for implementing the circuit architecture.
REFERENCES:
patent: 5033014 (1991-07-01), Carver et al.
patent: 5446885 (1995-08-01), Moore et al.
patent: 5563801 (1996-10-01), Lee et al.
patent: 5752238 (1998-05-01), Dedrick
patent: 5809282 (1998-09-01), Cooper et al.
Borel; "Technologies for Multimedia Systems on a Chip"; IEEE 1997 Solid-State Circuits Conf.; pp. 18-21, Feb. 1997.
Zorian; "Test Requirements for Embedded Core-Based Systems and IEEE P1500"; IEEE 1997 Test Conf.; pp. 191-199, Nov. 1997.
Martin; "Design Methodologies for System Level IP"; IEEE Proc. Design, Automation and Test in Europe; pp. 286-289, Feb. 1998.
Clarke, "Scotland crafts a clearinghouse for core trading", Electrical Engineering Times, (Apr. 27, 1998).
Dixit et al., Investment under Uncertainty, Princeton University Press, contents, preface, and chapter 1: "A New View of Investment", pp. vii-25 (1994).
Lanjouw et al., "Preliminary Injunctive Relief: Theory and Evidence from Patent Litigation", Harvard Business School Working Paper #96-068, NBER Working Paper No. 5689, pp. 1-31 and figures 1-5 and Tables 1-6 (Jan. 1997).
Maniwa, "Mixing Cores Stirs Legal Issues", Virtual Chip Design, circular 56,101: 1-4, (Nov. 1997).
Corman, "To Wait or Not to Wait", CFO The Magazine for Senior Financial Executives, pp. 91-94 (May 1997).
Reed, "Valuation of Intellectual Property for Licensing or Sale: What's it Worth?", Oral Presentation at the American Conference Institute, pp. 1-42 (May 18 and 19, 1995).
Santarini et al., "Core-Licensing Primer: From `A` to `Free`", The Business Model, IP20-IP22 (Mar. 1998).
Sullivan et al., "Software Design as an Investment Activity: A Real Options Perspective", Abstract, pp. 1-44 (Nov. 24, 1998).
Time to Market Associates, Inc., "KMET Korner #'s 79, 81, 82, 83, 84, 85", Electronic Design, pp. 79, 81-85.
Amram Martha
Chiocchi Adriana
Hernandez Manuel
Lee Sherman
Pindyck Robert
Cadence Design Systems Inc.
Jones Hugh
Teska Kevin J.
LandOfFree
Method and apparatus for selecting IP Blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for selecting IP Blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for selecting IP Blocks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2002034