Static information storage and retrieval – Read/write circuit – For complementary information
Patent
1987-12-04
1989-05-09
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
For complementary information
365202, 365203, 365205, G11C 700
Patent
active
048294837
ABSTRACT:
A dynamic semiconductor memory apparatus which can sense data at high speed includes first and second bit line pairs, memory cells connected to the first bit line pair, barrier transistors connected between the first and second bit line pairs, and a control unit for outputting a first control signal to the barrier transistors and for controlling transmission of a potential difference generated in the first bit line pair due to data read out from the memory cells to the second bit line pair in accordance with an input read control signal. The first control signal is at a first level for a first predetermined time interval after the read control signal is input, at a second level for a second predetermined time interval after the first predetermined time interval has passed, and at the first level after the second predetermined time interval has passed. An impedance of the barrier transistors obtained when the first control signal is at the first level is smaller than that obtained when the control signal is at the second level.
REFERENCES:
patent: 4740926 (1988-04-01), Takemae et al.
Fears Terrell W.
Garcia Alfonso
Kabushiki Kaisha Toshiba
LandOfFree
Method and apparatus for selecting disconnecting first and secon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for selecting disconnecting first and secon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for selecting disconnecting first and secon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-94771