Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-12-01
2008-07-08
Le, Dieu-Minh (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S012000
Reexamination Certificate
active
07398419
ABSTRACT:
An apparatus, and a corresponding method, are used for seeding differences in lock stepped processors, the apparatus implemented on two or more processors operating in a lock step mode. Each of the two or more processors comprise a processor-specific resource operable to seed the differences, a processor logic to execute a code sequence, in which an identical code sequence is executed by the processor logic of each of the two or more processors, and an output to provide a result of execution of the code sequence. The processor outputs, based on execution of the code sequence is provided to a lock step logic operable to read and compare the output of each of the two or more processors.
REFERENCES:
patent: 4750177 (1988-06-01), Hendrie et al.
patent: 5428768 (1995-06-01), Sugahara
patent: 5434997 (1995-07-01), Landry et al.
patent: 6065135 (2000-05-01), Marshall et al.
patent: 6279119 (2001-08-01), Bissett et al.
patent: 7003691 (2006-02-01), Safford et al.
patent: 7155721 (2006-12-01), Safford et al.
Petsinger Jeremy P.
Safford Kevin David
LandOfFree
Method and apparatus for seeding differences in lock-stepped... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for seeding differences in lock-stepped..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for seeding differences in lock-stepped... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3973652