Method and apparatus for secure configuration of a field...

Electrical computers and digital processing systems: support – Data processing protection using cryptography

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S190000, C713S193000

Reexamination Certificate

active

09747759

ABSTRACT:
A field programmable gate array (70) has security configuration features to prevent monitoring of the configuration data for the field programmable gate array. The configuration data is encrypted by a security circuit (64) of the field programmable gate array using a security key (62). This encrypted configuration data is stored in an external nonvolatile memory (32). To configure the field programmable gate array, the encrypted configuration data is decrypted by the security circuit (64) of the field programmable gate array using the security key stored in the field programmable gate array.

REFERENCES:
patent: 4120030 (1978-10-01), Johnstone
patent: 4465901 (1984-08-01), Best
patent: 4525599 (1985-06-01), Curran et al.
patent: 4562305 (1985-12-01), Gaffney
patent: 4603381 (1986-07-01), Guttag
patent: 4633388 (1986-12-01), Chiu
patent: 4847902 (1989-07-01), Hampson
patent: 4866769 (1989-09-01), Karp
patent: 4878246 (1989-10-01), Pastor et al.
patent: 5036468 (1991-07-01), Roselli
patent: 5224166 (1993-06-01), Hartmann, Jr.
patent: 5307318 (1994-04-01), Nemoto
patent: 5349249 (1994-09-01), Chiang
patent: 5386469 (1995-01-01), Yearsley
patent: 5388157 (1995-02-01), Austin
patent: 5596512 (1997-01-01), Wong et al.
patent: 5644638 (1997-07-01), Thiriet
patent: 5768372 (1998-06-01), Sung
patent: 5773993 (1998-06-01), Trimberger
patent: 5835402 (1998-11-01), Rao
patent: 5898776 (1999-04-01), Apland
patent: 5915017 (1999-06-01), Sung
patent: 5946478 (1999-08-01), Lawman
patent: 5954817 (1999-09-01), Janssen et al.
patent: 5963104 (1999-10-01), Buer
patent: 5970142 (1999-10-01), Erickson
patent: 5978476 (1999-11-01), Redman et al.
patent: 5991880 (1999-11-01), Curd
patent: 6005943 (1999-12-01), Cohen et al.
patent: 6020633 (2000-02-01), Erickson
patent: 6028445 (2000-02-01), Lawman
patent: 6044025 (2000-03-01), Lawman
patent: 6049222 (2000-04-01), Lawman
patent: 6061449 (2000-05-01), Candelore
patent: 6118869 (2000-09-01), Kelem
patent: 6141756 (2000-10-01), Bright
patent: 6151677 (2000-11-01), Walter et al.
patent: 6198303 (2001-03-01), Rangasayee
patent: 6212639 (2001-04-01), Erickson
patent: 6233717 (2001-05-01), Choi
patent: 6292018 (2001-09-01), Kean
patent: 6324286 (2001-11-01), Lai et al.
patent: 6324288 (2001-11-01), Hoffman
patent: 6324676 (2001-11-01), Burnham et al.
patent: 6325292 (2001-12-01), Sehr
patent: 6356637 (2002-03-01), Garnett
patent: 6560743 (2003-05-01), Plants
patent: 6615349 (2003-09-01), Hair
patent: 6640305 (2003-10-01), Kocher et al.
patent: 6658566 (2003-12-01), Hazard
patent: 6857076 (2005-02-01), Klein
patent: 6947556 (2005-09-01), Matyas et al.
patent: 6957193 (2005-10-01), Stefik et al.
patent: 6978021 (2005-12-01), Chojnacki
patent: 2002/0141588 (2002-10-01), Rollins
patent: 2004/0111631 (2004-06-01), Kocher et al.
patent: 43 41 880 (1995-06-01), None
patent: 199 20 744 (2000-11-01), None
patent: WO 97/25675 (1997-07-01), None
patent: WO 98/40853 (1998-09-01), None
patent: WO 98/58305 (1998-12-01), None
patent: WO 99/46774 (1999-09-01), None
patent: WO 00/49717 (2000-08-01), None
patent: WO 01/08411 (2001-02-01), None
“Xilinx—A New Family of In-system Programmable FLASH Serial/Parallel PROMs”, Jan. 12, 2000, [Retrieved from Internet Jul. 6, 2004], “http://www.xilinx.com/xcell/xl34/xl34—21.pdf”.
“TCP/IP Security”, Jun. 12, 1998, [Retrieved from Internet Jul. 6, 2004], “http://www.linuxsecurity.com/resource—files/documentation/tcpip-security.html”.
Bruce Schneier, 1996, John Wiley & Sons, Inc., “Applied Cryptography”, pp. 173, 2, 359.
“Xilinx Xc4000 Field Programmable Gate Arrays”, Oct. 18, 1999, [Retrieved from Internet Jul. 6, 2004].
Massoud Pedram, “Design Considerations for Battery-Powered Electronics”, 2000, [Retrieved from Internet Feb. 24, 2005],http://atrak.usc.edu/˜massoud/Papers/battery-dac99.pdf.
An energy/security scalable encryption processor using an embedded variable voltage DC/DC converter Goodman, J.; Dancy, A.P.; Chandrakasan, A.P.; Solid-State Circuits, IEEE Journal of vol. 33, Issue 11, Nov. 1998 pp. 1799-1809.
Energy-efficient encoding for HDCP protected digital LCD interfaces Chakraborty, A.; Macii, E.; Poncino, M.; Signals, Circuits and Systems, 2005. ISSCS 2005. International Symposium on vol. 1, Jul. 14-15, 2005 pp. 19-22 vol. 1.
VLSI cellular array of coupled delta-sigma modulators for random analog vector generation Cauwenberghs, G.; Signals, Systems & Computers, 1997. Conference Record of the Thirty-First Asilomar Conference on vol. 2, Nov. 2-5, 1997 pp. 1151-1155 vol. 2.
Xilinx Inc.., “Xilinx User Guide and Tutorials”, 1991, Section “The Best of Xcell”, p. 602, column headed “Design Security”.
Xilinx Inc.., “XACT Reference Guide”, 1993, Section 5 “Peripherals and Hardware”, p. 602, subsection headed “Programming the XC3720”.
John G. Proakis , “Digital Communications”, 3rd edition, McGraw Hill, 1995, Chapter 8. pp. 413-528.
John V. Oldfield and Richard C. Dorf, “Field Programmable Gate Arrays”, Wiley-Interscience, 1995, Chapter 3, pp. 53-102.
Bruce Schneier, “Applied Cryptography”, 2nd Edition. John-Wiley, 1996.
Actel Corp., “Protecting your Intellectual Property from the Pirates”, presentation at DesignCon '98, 1998.
Atmel Corp., application note “Programming Specification for Atmel's AT17 and AT17A series FPGA configuration EEPROMs”, 1999.
Triscend Inc., “Triscend E5 Configurable Processor Family”, Product Description (Preview), Jul. 1999. Section “System Initialisation” p. 39-43.
Actel Corp., “60RS Family SPGA's”, Advanced Data Sheet, Nov. 19, 1999.
Xilinx Inc., “Virtex 2.5V Field Programmable Gate Arrays,” Advanced Product Specification, 1999, pp. 1-22.
Triscend Inc., “Implementing Secure Remote Updates using Triscend E5 Configurable System-on-Chip Devices”, Application Note AN-02, Jan. 2000.
Intel Corp., “Intel Processor Identification and the CPU-ID Instruction”, Application Note AP-485, Intel Corporation, Nov. 2000.
Dipert, Brian, Cunning Circuits Confound Crooks, EDN, Oct. 12, 2000, pp. 103-112.
Xilinx Inc., “Xilinx User Guide and Tutorials”, 1991, Section “The Best of Xcell”, p. 602, column headed “Design Security”.
Xilinx Inc., “XACT Reference Guide”, 1993, Section 5 “Peripherals and Hardware”, subsection headed “Programming the XC3720”.
Oldfield, John V., et al., “Field Programmable Gate Arrays”, Wiley-Interscience, 1995, Chapter 3, pp. 53-102.
Atmel Corp., Application Note “Programming Specification for Atmel's AT17 and AT17A series FPGA Configuration EEPROMs”, 1999.
Triscend Inc., “TRISCEND E5 Configurable Processor Family”, Product Description (Preview), Jul. 1999, Section “System Initialisation”, pp. 39-43.
Actel Corp., “60RS Family SPGA's”, Advanced Data Sheet, Nov. 19, 1999.
Xilinx Inc., “Virtex 2.5V Field Programmable Gate Arrays”, Advanced Product Specification, 1999, pp. 1-12.
Triscend Inc, “Implementing Secure Remote Updates Using Triscend E5 Configurable System-on-Chip Devices”, Application Note AN-02, Jan. 2000, pp. 1-16.
Intel Corp., “Intel Processor Identification and the CPU-ID Instruction”, Application Note AP-485, Intel Corporation, Nov. 2000.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for secure configuration of a field... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for secure configuration of a field..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for secure configuration of a field... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3777638

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.