Electrical computers and digital data processing systems: input/ – Input/output data processing – Transfer direction selection
Reexamination Certificate
2007-03-20
2007-03-20
Peikari, B. James (Department: 2189)
Electrical computers and digital data processing systems: input/
Input/output data processing
Transfer direction selection
C710S316000, C710S034000, C710S029000, C710S036000
Reexamination Certificate
active
09977600
ABSTRACT:
The present invention provides for the scheduling of requests to one resource from a plurality of initiator devices. In one embodiment, scheduling of requests within threads and scheduling of initiator device access is performed wherein requests are only reordered between threads.
REFERENCES:
patent: 4688188 (1987-08-01), Washington
patent: 5107257 (1992-04-01), Fukuda
patent: 5218456 (1993-06-01), Stegbauer et al.
patent: 5265257 (1993-11-01), Simcoe et al.
patent: 5274769 (1993-12-01), Ishida
patent: 5287464 (1994-02-01), Kumar et al.
patent: 5363484 (1994-11-01), Desnoyers et al.
patent: 5379379 (1995-01-01), Schwartz et al.
patent: 5469473 (1995-11-01), McClear et al.
patent: 5530901 (1996-06-01), Nitta
patent: 5546546 (1996-08-01), Bell et al.
patent: 5557754 (1996-09-01), Sone et al.
patent: 5664153 (1997-09-01), Farrell
patent: 5673416 (1997-09-01), Chee et al.
patent: 5745913 (1998-04-01), Pattin et al.
patent: 5748629 (1998-05-01), Caldara et al.
patent: 5809538 (1998-09-01), Pollmann et al.
patent: 5917804 (1999-06-01), Shah et al.
patent: 5926649 (1999-07-01), Ma et al.
patent: 5982780 (1999-11-01), Bohm et al.
patent: 5996037 (1999-11-01), Emnett
patent: 6023720 (2000-02-01), Aref et al.
patent: 6092137 (2000-07-01), Huang et al.
patent: 6104690 (2000-08-01), Feldman et al.
patent: 6119183 (2000-09-01), Briel et al.
patent: 6122690 (2000-09-01), Nannetti et al.
patent: 6141713 (2000-10-01), Kang
patent: 6167445 (2000-12-01), Gai et al.
patent: 6199131 (2001-03-01), Melo et al.
patent: 6212611 (2001-04-01), Nizar et al.
patent: 6253269 (2001-06-01), Cranston et al.
patent: 6266718 (2001-07-01), Klein
patent: 6330225 (2001-12-01), Weber et al.
patent: 6335932 (2002-01-01), Kadambi et al.
patent: 6363445 (2002-03-01), Jeddeloh
patent: 6499090 (2002-12-01), Hill et al.
patent: 6510497 (2003-01-01), Strongin et al.
patent: 6530007 (2003-03-01), Olarig et al.
patent: 6578117 (2003-06-01), Weber
patent: 6628609 (2003-09-01), Chapman et al.
patent: 6636482 (2003-10-01), Cloonan et al.
patent: 6804738 (2004-10-01), Weber
patent: 6804757 (2004-10-01), Weber
patent: 6961834 (2005-11-01), Weber
patent: 2002/0129173 (2002-09-01), Weber et al.
patent: 2002/0138687 (2002-09-01), Yang et al.
patent: 2002/0174227 (2002-11-01), Hartsell et al.
patent: 2003/0074519 (2003-04-01), Weber et al.
patent: 2003/0079080 (2003-04-01), DeMoney
patent: 2005/0086404 (2005-04-01), Weber
patent: 02 71 3653 (2006-05-01), None
patent: 02 72 1116 (2006-05-01), None
patent: WO 00/29956 (2000-05-01), None
patent: WO 01/75620 (2001-10-01), None
Rixner et al., “A Bandwidth-Efficient Architecture for Media Processing”, Micro-31, 1998, pp. 1-11.
Lamport, Leslie; How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs, IEEE Transactions On Computers, vol. C-28, No. 9, Sep. 1979, pp. 690-691.
Search Report for PCT/US02/05438, mailed May 24, 2002, 1 page.
Search Report for PCT/US02/05288, mailed May 20, 2002, 1 page.
Rixner, Scott, et al., Memory Access Scheduling, To appear in ISCA-27 (2000), Computer Systems Laboratory, Stanford University, Stanford, CA 94305, pp. 1-11.
Search Report for PCT/US02/05287, mailed Jul. 11, 2002, 2 pages.
Search Report for PCT/US02/05439, mailed Jun. 26, 2002, 1 page.
“International Search Report”, International Searching Authority, Aug. 9, 2005, 9 pages, PCT/US2004/035863.
“European Search Report”, Eurpean Patent Office, Nov. 30, 2004, 3 pages, EP 02 70 7854.
Wingard, Drew, “MicroNetwork-Based Integration for SOCs”, Design Automation Conference, Jun. 2001, pp. 673-677.
Ho, Ron, et al., “The Future of Wires”, Proceedings of the IEEE, vol. 89, No. 4, Apr. 2001, pp. 490-504.
Dally, William J. et al., “Route Packets, Not Wires: On-Chip Interconnection Networks”, Design Automation Conference, Jun. 2001, pp. 684-689.
Kurose, Jim, “Open Issues and Challenges in Providing Quality Service Guarantees in High-Speed Networks”, ACM Computer Communication Review, vol. 23, No. 1, Jan. 1993, pp. 6-15.
Zhang, Hui, “Service Disciplines for Guaranteed Performance Service in Packet-Switching Networks”, Proceedings of the IEEE, vol. 82, No. 10, Oct. 1995, pp. 1374-1396.
Stiliadis, Dimitrios et al., “Latecy-Rate Servers: A General Model for Analysis of Traffic Scheduling Algorithms”, In Proceedings of IEEE INFOCOM 96, Apr. 1996, pp. 111-119.
Lahiri, Kanishka et al., “LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs”, Design Automation Conference, Jun. 2001, pp. 15-20.
Dally, William J., “Virtual-Channel Flow Control”, In Proceedings of the 17th Int. Symp. on Computer Architecture, ACM SIGARCH, May 1990, vol. 18, No. 2, pp. 60-68.
Wingard, Drew, “Integration Architecture for System-on-a-Chip Design”, IEEE 1998 Custom Integrated Circuits Conference, May 1998, pp. 85-88.
Weber, Wolf-Dietrich, “Enabling Reuse via an IP Core-centril Communications Protocol: Open Core Protocol”, In Proceedings of the IP 2000 System-on-Chip Conference, Mar. 2000, pp. 1-5.
Adan, Ivo et al., “Queueing Theory”, Eindoven University of Technology, Feb. 14, 2001, pp. 23-27, XP-002329104.
Wingard, Drew, “Sonics SOC Integration Architecture”, Sonics, Inc., 1500 presentation, 1999, 25 pages, www.OCP-IP.org.
Kamas, Alan, “The SystemC OCP Models; An Overview of the SystemC Models for the Open Core Protocol”, NASCUG, 2004, 30 pages.
Wingard, Drew, “Socket-Based Design Using Decoupled Interconnects”, Sonics, Inc., 30 pages, downloaded Jun. 14, 2004, www.OCP.IP.org.
Haverinen, Anssi, “SystemC™ based SoC Communication Modeling for the OCP™ Protocol”, White Paper, Oct. 2002, V1.0, 39 pages.
Wingard, Drew, “Tiles—An Architectural Abstraction for Platform-Based Design”, Perspective article 2, EDA Vision, Jun. 2002, 4 pages, www.edavision.com.
Weber, Wolf-Dietrich, “Efficient Shared DRAM Subsystems for SOCs”, Sonics Inc., 2001, 6 pages.
“Open Core Protocol Specification”, OCP International Partnership, Release 1.0, 2001.
Wingard, Drew PhD, “Integrating semiconductor IP using μNetworks”, ASIC Design, Jul. 2000 electronic engineering, 3 pages.
Wingard, Drew, “Tiles: the Heterogeneous Processing Abstraction for MPSoC”, Sonics, Inc., Smart Interconnect IP, 2004, 35 pages, www.OCP-IP.org.
Chou, Joe, “System-Level Design Using OCP Based Transaction-Level Models”, presentation, Denali MemCon Taiwan 2005, OCP International Partnership, 23 pages.
Wingard, Drew, “A Non-Blocking Intelligent Interconnect for AMBA-Connected SoC's”, Sonics Inc., CoWare Arm Developer's Conference, Oct. 6, 2005, 39 pages.
Weber, Wolf-Dietrich et al., “A quality-of-service mechanism for interconnection networks in system-on-chips”, 1530-1591/05, 2005 IEEE, 6 pages.
Casini, Phil, “Measuring the value of third party interconnects”, Sonics, Inc., White Paper, 2005, 11 pages, www.sonicsinc.com.
Blakely , Sokoloff, Taylor & Zafman LLP
Peikari B. James
Sonics, Inc.
LandOfFree
Method and apparatus for scheduling requests to a resource... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for scheduling requests to a resource..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for scheduling requests to a resource... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3776457