Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output command process
Reexamination Certificate
1999-10-27
2003-10-28
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output command process
C710S029000, C710S033000, C709S241000, C709S232000, C709S240000, C712S217000, C711S158000
Reexamination Certificate
active
06640261
ABSTRACT:
BACKGROUND
This invention relates, in general, to computing networks, and more particularly, to scheduling the flow of information through a network.
As technology advances, the complexity and number of devices that are connected to computing or communication networks increases. This in turn increases the amount of information that is shared between the devices via the network. To reduce the number of connections employed, it is desirable to design the network so that the devices may share many of the same interconnect wires. By reducing the number of wires, the reliability and efficiency of the network is improved and the overall cost of the network is reduced.
To allow multiple devices to share the same connections, networks may include a scheduler to schedule the flow of information across the network. Various protocol mechanisms may be used by the scheduler to determine which device in the network is allowed to use a connection. This determination may be based in whole or part on the priority each device is given by the network. Conventionally, a scheduler may use a round-robin system to allow each device to have its turn sending or receiving information across the network. However, the use of a round-robin approach may be difficult to implement and inefficient given the priorities of a particular set of devices.
REFERENCES:
patent: 5682554 (1997-10-01), Harrell
patent: 5974523 (1999-10-01), Glew et al.
patent: 6463484 (2002-10-01), Moss
“Time Map Scheduling”, IBM Technical Disclosure Bulletin, Jun. 1, 1973, vol. 16, Issue 1, pp. 127-136.
Ni Jie
Reohr Richard
Gaffin Jeffrey
Peyton Tammara
Seddon Kenneth M.
LandOfFree
Method and apparatus for scheduler coupled to memory array... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for scheduler coupled to memory array..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for scheduler coupled to memory array... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3113194