Method and apparatus for scalable interconnect solution

Details Method and apparatus for scalable interconnect solution Method and apparatus for scalable interconnect solution

2006-04-25

2006-04-25

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07036101

ABSTRACT:
An innovative routing method for an integrated circuit design layout. The layout can include design netlists and library cells. A multiple-level global routing can generate topological wire for each net. An area oriented graph-based detail routing on the design can be performed. A post route optimization after the detail routing can be performed to further improve the routing quality. Some methods can be single threaded all or some of the time, and/or multi-threaded some or all of the time.

REFERENCES:
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4688072 (1987-08-01), Heath et al.
patent: 5583788 (1996-12-01), Kuribayashi
patent: 5629860 (1997-05-01), Jones et al.
patent: 5640327 (1997-06-01), Ting
patent: 5761664 (1998-06-01), Sayah et al.
patent: 5793643 (1998-08-01), Cai
patent: 5798936 (1998-08-01), Cheng
patent: 5841664 (1998-11-01), Cai et al.
patent: 5847965 (1998-12-01), Cheng
patent: 5875117 (1999-02-01), Jones et al.
patent: 5877091 (1999-03-01), Kawakami
patent: 5905669 (1999-05-01), Horita
patent: 5930500 (1999-07-01), Scepanovic et al.
patent: 5980093 (1999-11-01), Jones et al.
patent: 5987086 (1999-11-01), Raman et al.
patent: 6002857 (1999-12-01), Ramachandran
patent: 6175950 (2001-01-01), Scepanovic et al.
patent: 6207479 (2001-03-01), Liew et al.
patent: 6230304 (2001-05-01), Groenveld et al.
patent: 6249902 (2001-06-01), Igusa et al.
patent: 6269469 (2001-07-01), Pavisic et al.
patent: 6289495 (2001-09-01), Raspopovic et al.
patent: 6651232 (2003-11-01), Pileggi et al.
patent: 2001/0018759 (2001-08-01), Andreev et al.
patent: WO 00/65489 (2000-11-01), None
Jason Cong et al.,MultilevelApproach to Full-Chip Gridless Routing, 2001 IEEE, pp. 396-403.
Youn-Long Lin et al,Routing Using A Pyramid Data Structure, 1989 IEEE, pp. 436-439.
Youn-Long Lin et al.,Hybrid Routing, Feb. 1990 IEEE, vol. 9, No. 2, pp. 151-157.
Melvin A. Breuer, “Design Automation of Digital Systems,” vol. 1, Theory and Techniques, 1972 Prentice-Hall, pp. 173-333.
Mark D. Birnbaum, “Essential electronic Design Automation (EDA),” 2004 Pearson Education, Inc., pp. 122-127.

Affiliated with

Also associated with

Rating

Method and apparatus for scalable interconnect solution does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for scalable interconnect solution, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for scalable interconnect solution will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3531670