Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-02-21
2006-02-21
Verbrugge, Kevin (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S130000, C711S141000
Reexamination Certificate
active
07003632
ABSTRACT:
Scalable disambiguating accesses in multi-level cache hierarchies provides for improved system performance and reduced cost. Shared-storage provides portions to hold data and portions to hold corresponding status encodings. Status encodings provide information to disambiguate data requests to shared-storege without resorting to prior methods of snooping or transmitting backward status-inquiries to private-storage. Shared-storage transmits data in response to requests if its status encodings indicate no private copies of the requested data have been modified. Shared storage transmits data requests to private storage if corresponding status encodings indicate that copies of requested data in private storage have been modified. Private-storage provides coherent copies, and shared-storage proceeds to satisfy the requests. If requests indicate a need to modify data, shared storage provides invalidation transmissions to private storage holding copies of relevant data. Status encodings are then set to a dirty status for coherently processing future requests.
REFERENCES:
patent: 5241664 (1993-08-01), Ohba et al.
patent: 5524212 (1996-06-01), Somani et al.
patent: 5680576 (1997-10-01), Laudon
patent: 5737568 (1998-04-01), Hamaguchi et al.
patent: 5923855 (1999-07-01), Yamazaki
patent: 0 397 994 (1990-11-01), None
Agarwal, A., et al., “The MIT Alewife Machine: A Large-Scale Distributed-memory Multiprocessor,”Technical Report MIT/LCS Memo TM-454, Laboratory for Computer Science, Massachusetts Institute of Technology, 1991.
Anderson, C. et al., “A Multi-Level Hierarchical Cache Coherence Protocol for Multiprocessors,” University of Washington”, 1992, Oct. 4, 1992.
Anderson, C., et al., “Deisn and Evaluation of Subblock Cache Design Coherence Protocol for Bus-Based Multiprocessors,” University of Washington, 1994, May 2, 1994.
Bianchi, R., et al., “Memory Contention in Scalable Cache-coherent Multiprocessors,”Technical Report 448, Computer Science Department, University of Rochester, 1993.
Censier, L. M., et al., “A New Solution to Coherence Problems in Multicache Systems,” IEEE Transactions in Computers, vol. C-27, No. 12, Dec., 1978, 7 pages.
Chaiken, D., et al., “LimitLESS Directories: A Scalable Cache Coherence Scheme,”Proceedings of the 4th Int'l Conference on ASPLOS, pp. 224-234, New York, Apr. 1991.
Eggers, S.J., et al., “A Characterization of Sharing in Parallel Programs and Its Application to Coherency Protocol Evaluation,”Proceedings of the 15th Annual International Symposium on Computer Architecture, May 1988.
Farkas, K., “Cache Consistency in Hierarchical-ring-based Multiprocessors,”Technical Report CSRI-273, Computer Systems Research Institute, University of Toronto, Ontario, Canada, Jan. 1993.
Fleisch, B., “A Coherent Distributed Shared Memory Design,”Proceedings from the 14th ACM Symposium on Operating System Principles, pp. 211-223, New York, 1989.
Gharachorloo, K., et al., “Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors”,Proceedings of the 17th International Symposium on Computer Architecture, pp. 15-26, May 1990.
Gharachorloo, K., et al., “Performance Evaluation of Memory Consistency Models for Shared-Memory Multiprocessors,”Proceedings of Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 245-257, 1991.
IEEE Std 1596-1992. “Scalable Coherent Interface,” Piscataway, NJ.
Johnson, R.E., “Extending the Scalable Coherent Interface for Large-Scale Shared-Memory Multiprocessors,”PhD Thesis, University of Wisconsin-Madison, 1993.
Lenoski, D., et al., “The Directory-based Cache Coherence Protocol for the Dash Multiprocessor,”Proceedings of the 17th Int'l Symposium on Computer Architecture, Los Alamitos, Calif., May 1990.
Li, K., et al., “Memory Coherence in Shared Virtual Memory Systems,”ACM Transactions On Computer Systems, 7(4):321-359, Nov. 1989.
Li, Q., et al., “Redundant Linked List based Cache Coherence Protocol,”World Computer Congress, IFIP Congress, 1994.
Lilja, D. J., “Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisons”,ACM Computing Surveys, 25(3), Sep. 1993.
Mellor-Crummey, J.M., et al., “Algorithms for Scalable Synchronization on Shared-memory Multiprocessors,”ACM Transactions on Computer Systems, 9(1), Feb. 1991.
Mori, S., et al., “A Distributed Shared Memory Multiprocessor: ASURA-Memory and Cache Architectures,”Supercomputing '93, pp. 740-749, Portland, Oregon, Nov. 1993.
Nilsson, H., et al., “The Scalable Tree Protocol -a Cache Coherence Approach to Large-scale Multiprocessors,”Proceedings of the 4th IEEE Symposium on Parallel and Distributed Processing, May 1992.
Nitzberg, B., et al., “Distributed Shared Memory: A Survey of Issues and Algorithms,”IEEE Computer, pp. 52-60, Aug. 1991.
Papamarcos, M., et al., “A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories,”Proc. 11th ISCA, 1984, pp. 348-354.
PCT International Search Report, PCT/US01/30359, mailed Oct. 8, 2002, 5 pages.
Pong, F., et al., “Correctness of a Directory-Based Cache Coherence Protocol: Early Experience,”IEEE, 1993, pp. 37-44.
Sandhu, H.S., et al., “The Shared Regions Approach to Software Cache Coherence on Multiprocessors,”Proceedings of the 4th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, May 1993.
Scheurich, C., et al., “Correct Memory Operation of the Cache-Based Multiprocessors,”Proceedings 14th Annual International Symposium on Computer Architecture, pp. 234-243, Pittsburgh, PA, Jun. 1987.
Stumm, M ., et al., “Algorithms Implementing Distributing Shared Memory,”Computer, 23(5):54-64, May 1990.
Tang, C.K., “Cache System Design in the Tightly Coupled Multiprocessor System,”AFIPS Proceedings of the National Computer Conference, 1976.
Thakkar, S., et al., “Scalable Shared-Memory Multiprocessor Architectures,”IEEE Computer, 23(6), Jun. 1990.
Thapar, M., et al., “Stanford Distributed Directory Protocol.,”IEEE Computer, pp. 78-80, Jun. 1990.
Patent Act 1977: Examination Report under section 18(3), Application No.: GB0309110.5 (International App. No. PCT/US01/30359), Jul. 7, 2004.
Jamil Sujat
Merrell Quinn
Nguyen Hang
Mennemeier Larry M.
Verbrugge Kevin
LandOfFree
Method and apparatus for scalable disambiguated coherence in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for scalable disambiguated coherence in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for scalable disambiguated coherence in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3654090