Method and apparatus for saving power in pipelined processors

Details Method and apparatus for saving power in pipelined processors Method and apparatus for saving power in pipelined processors

2006-09-12

2006-09-12

Browne, Lynne H. (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S300000, C709S241000, C712S220000

Reexamination Certificate

active

07107471

ABSTRACT:
Techniques for reducing power consumption in pipelined processors are described. As a method, one embodiment of the present invention reduces power requirements in a piplelined processor by evaluating instructions to be executed to determine the operation type of the instructions, producing activity indicators based upon the operation types of the instructions, and controlling the supply of current to each of the stages such that only selected stages draw current from a power supply.

REFERENCES:
patent: 5392437 (1995-02-01), Matter et al.
patent: 5495617 (1996-02-01), Yamada
patent: 5787297 (1998-07-01), Lin
patent: 5825674 (1998-10-01), Jackson
patent: 6029006 (2000-02-01), Alexander et al.
patent: 6088808 (2000-07-01), Iwamura et al.
patent: 6122722 (2000-09-01), Slavenburg
patent: 6219796 (2001-04-01), Bartley
patent: 6247134 (2001-06-01), Sproch et al.
patent: 6308241 (2001-10-01), Simovich et al.
patent: 6550000 (2003-04-01), Minematsu et al.
patent: 6611920 (2003-08-01), Fletcher et al.

Affiliated with

Also associated with

Rating

Method and apparatus for saving power in pipelined processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for saving power in pipelined processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for saving power in pipelined processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3534684