Method and apparatus for routing an integrated circuit

Details Method and apparatus for routing an integrated circuit Method and apparatus for routing an integrated circuit

2005-04-05

2005-04-05

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

06877148

ABSTRACT:
In one embodiment, the invention is a method. The method is a method of routing a circuit having a set of nets and a set of circuit elements specified as a slicing tree and a set of linear constraints. The method includes finding short paths for the set of nets based on a minimum-spanning-tree solution to a floorplan derived from the slicing tree for each net of the set of nets. The method also includes routing the nets as conductors within channels of the floorplan, the conductors having locations satisfying a set of linear constraints based on the solution of a linear optimization problem.

REFERENCES:
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5754444 (1998-05-01), Koford
patent: 6182272 (2001-01-01), Andreev et al.
patent: 6209119 (2001-03-01), Fukui
patent: 6223334 (2001-04-01), Suaris et al.
patent: 6247167 (2001-06-01), Raspopovic et al.
patent: 6269277 (2001-07-01), Hershenson et al.
patent: 6272668 (2001-08-01), Teene
patent: 6282694 (2001-08-01), Cheng et al.
patent: 6295633 (2001-09-01), Murakawa
patent: 6311145 (2001-10-01), Hershenson et al.
patent: 6321186 (2001-11-01), Yuan et al.
patent: 6353918 (2002-03-01), Carothers et al.
patent: 6496966 (2002-12-01), Barney et al.
patent: 6519745 (2003-02-01), Srinivas et al.
patent: 6532582 (2003-03-01), Zolotykh et al.
Erwin Kreyszig, “Advanced Engineering Mathematics”, Fifth Edition, John Wiley & Sons, Inc., 1983, Section 22.2, pp. 873-877.
Hershenson, Maria Del Mar, et al., “Optimization Of Inductor Circuits via Geometric Programming”, Electrical Engineering Department, Stanford University, 54.3, pp. 994-998.
Mohan, Sunderarajan S. et al., “Bandwith Extension in CMOS with Optimized On-Chip Inductors”, IEEE Journal of Solid State Circuits, vol. 35, No. 3, Mar. 2000, pp. 346-355.
Kim, Chung-Hwan, et al., “Frequency-Dependent in CMOS with Optimized On-Chip Inductors”, IEEE Microwave and Guided Wave Letters, vol. 9, No. 12, Dec. 1999, pp. 514-516.
Maria Del Mar Hershenson, “CMOS Analog Circuit Design Via Geometric Programming”, Dissertation submitted to the Department Of Electrical Engineering and The Committee On Graduate Studies, Stanford University, Stanford, California, Nov. 1999, Chapter 8, pp. 183-188. Revelent Section 8.2.4, first made available at the Stanford University Library on or about Nov. 17, 2000.
Hershenson, Maria Del Mar, et al., “Optimal Design Of CMOS OP-AMP via Geometric Programming”, IEEE Transactions On Computer-Aided Design Of Integrated Circuits and Systems, Jan. 2001, IEEE vol. 20, No. 1., pp. 1-21, Paragraph ‘007A’, Table 1.
Balsa, F., “Modeling Non-Slicing Floorplans With Binary Trees”, 2000 IEEE/ACM, International Conference On Computer Aided Design. ICCAD-2000, Nov. 5, 2000, pp. 13-16.

Affiliated with

Also associated with

Rating

Method and apparatus for routing an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for routing an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for routing an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3386704