Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-12-16
2000-12-19
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710112, 710113, 710 40, 710118, 710241, 710244, G06F 1300
Patent
active
061638277
ABSTRACT:
Round-robin arbitration circuit selects in clock cycle channel contending for arbitration; each arbitrated channel having channel number in sequence of channel numbers. Channel is designated as currently arbitrated; designated channel having designated number. Channels are masked from arbitration with designated channel, such that designated and unmasked channels are arbitrated to select channel. Channels having numbers sequenced after designated number are masked from arbitration, and channels having, numbers sequenced earlier than designated are also masked from arbitration. During subsequent cycle, designated channel is shifted to next channel in sequence of channel numbers by incrementing designated number. When designated number is last in sequence, designated channel is shifted to next having first number in sequence.
REFERENCES:
patent: 5450591 (1995-09-01), Palmer
patent: 5548762 (1996-08-01), Creedon et al.
patent: 5832278 (1998-11-01), Pham
patent: 5883895 (1999-03-01), Davis et al.
Kothandapani Ranganathan
Viswanadham Krishna
Dharia Rupal D.
Network Equipment Technologies Inc.
Sheikh Ayaz R.
LandOfFree
Method and apparatus for round-robin flash channel arbitration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for round-robin flash channel arbitration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for round-robin flash channel arbitration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-277988