Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-10
2007-04-10
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
11039737
ABSTRACT:
A method and apparatus for retrofitting semiconductor chip performance analysis tools with full-chip thermal analysis capabilities is provided. One embodiment of a novel method for performing performance analysis of a semiconductor chip design includes receiving at least one input calculated in accordance with an actual (e.g., purposefully calculated rather than assumed or estimated) temperature of a semiconductor device and/or an interconnects in the semiconductor ship design. This input is then used to assess at least one temperature-dependent performance parameter of the semiconductor chip design.
REFERENCES:
patent: 6389582 (2002-05-01), Valainis et al.
patent: 6591399 (2003-07-01), Wyrzykowska et al.
patent: 7025280 (2006-04-01), Kaushal et al.
patent: 7039888 (2006-05-01), Steinmann et al.
patent: 2005/0155004 (2005-07-01), Miura et al.
Wang, Ting-Yuan, et al., “Thermal-ADI-A Linear-Time Chip-Level Dynamic Thermal-Simulation Algorithm Based on Alternating-Direction-Implicit (ADI) Method”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, No. 4, dated Aug. 4, 2003, pp. 691-700.
Wang, Ting-Yuan, et al., “3D Thermal-ADI- An Efficient Chip-Level Transient Thermal Simulator”, ISPD'03, Apr, 6-9, 2003, Monterey, California, USA http://www.ece.wisc.edu/˜vlsi/research/ISPD2003—p005-wang.pdf, Copy consists of “8” unnumbered pages.
Wang, Ting-Yuan, et al., “3-D Thermal-ADI: A linear-Time Chip Level Transient Thermal Simulator”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, No. 12, dated Dec. 2002, pp. 1434-1445.
Wang, Ting-Yuan, et al., “Thermal-ADI: A Linear-Time Chip-Level Dynamic Thermal Simulation Algorithm Based on Alternating-Direction-Implicit (ADI) Method”, ISPD'01, Apr. 1-4, 2001, Sonoma, California, USA http://www.ece.wisc.edu/˜vlsi/research/ISPD2001—wang.pdf, Copy consists of “6” unnumbered pages.
Do Thuan
Gradient Design Automation Inc.
Patterson & Sheridan LLP
Tat Binh
Tong, Esq. Kin-Wah
LandOfFree
Method and apparatus for retrofitting semiconductor chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for retrofitting semiconductor chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for retrofitting semiconductor chip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3803037