Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-10
2007-07-10
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10443595
ABSTRACT:
Some embodiments of the invention provide novel methods for representing items in a design layout. For instance, they use a method that identifies several half-planes, that when intersected, define the shape of the item. Some embodiments use a method that (1) identifies a first set of location data for the item with respect to a first coordinate system, (2) identifies a second set of location data for the item with respect to a second coordinate system, and (3) specifies the item in terms of the first and second set of location data. In some embodiments, both the first and second coordinate systems have first and second coordinate axes. Some embodiments use a method that receives a first set of data that defines the item with respect to a first coordinate system of the design layout.
REFERENCES:
patent: 5452224 (1995-09-01), Smith et al.
patent: 5508938 (1996-04-01), Wheeler
patent: 5519633 (1996-05-01), Chang et al.
patent: 5757656 (1998-05-01), Hershberger et al.
patent: 6128767 (2000-10-01), Chapman
patent: 6301686 (2001-10-01), Kikuchi
patent: 6317864 (2001-11-01), Kikuchi et al.
patent: 6385758 (2002-05-01), Kikuchi
patent: 6453444 (2002-09-01), Shepard
patent: 6609242 (2003-08-01), Slade
patent: 6629302 (2003-09-01), Miura et al.
patent: 6691290 (2004-02-01), Wu
patent: 6701306 (2004-03-01), Kronmiller et al.
patent: 6779167 (2004-08-01), Igarashi
patent: 6797999 (2004-09-01), Hou et al.
patent: 6813756 (2004-11-01), Igarashi et al.
patent: 6845495 (2005-01-01), Andreev et al.
patent: 6877013 (2005-04-01), Kronmiller et al.
patent: 6877146 (2005-04-01), Teig et al.
patent: 6898773 (2005-05-01), Teig et al.
patent: 6996793 (2006-02-01), Kronmiller et al.
patent: 2003/0121017 (2003-06-01), Andreev
patent: 2004/0210862 (2004-10-01), Igarashi
patent: 2004/0225981 (2004-11-01), Jacques
patent: 2004/0225990 (2004-11-01), Jacques
patent: 2005/0229134 (2005-10-01), Hetzel et al.
Jacques Etienne
Kronmiller Tom
Adeli Law Group
Cadence Design Systems Inc.
Chiang Jack
Rossoshek Helen
LandOfFree
Method and apparatus for representing items in a design layout does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for representing items in a design layout, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for representing items in a design layout will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3733981