Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1987-03-18
1990-05-08
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Data refresh
365233, 365193, G11C 700
Patent
active
049244418
ABSTRACT:
An improved memory control and refresh apparatus as shown. For memory read operations, the read only memory and the random access memory are controlled by a signal on conductor (41) and a signal on conductor (40), respectively, so that the read only memory and the random access memory do not compete for control of the data bus (20). However, the signal on conductor (40) is not used to control the random access memory during write operations. Therefore, when transferring blocks of data from the read only memory (60) to the random access memory (61,62) the signal on conductor (41) is active during both reading of data from the read only memory (60) and writing of the data to the random access memory (61). Since the signal on conductor (41) is active during both read and write operations, and since data can be written into the random access memory (61) by activating the NWR (negated write) signal on conductor (24), it can be said that the data transfer occurs, figuratively, by reading from the read only memory and then "writing" to the read only memory. A pair of flip-flops (76,77) are used in conjunction with the NMREQ (negated memory request) signal (26) to activate the hidden refresh feature of the selected random access memory (61, 62). This allows for refreshing of a larger random access memory than is otherwise supported by the refresh feature provided by the processor (10). The high and low order bytes of the address bus (21) are reversed to the electrically erasable and programmable memory (63) so that fewer instructions are required to transfer quantities of data to the memory (63) using the page write feature of the memory (63). The result is a memory control and refresh apparatus which uses fewer components and accomplishes transfers of data using fewer instructions.
REFERENCES:
patent: 4494222 (1985-01-01), White et al.
patent: 4556952 (1985-12-01), Brewer et al.
patent: 4636989 (1987-01-01), Ikuzaki
patent: 4672583 (1987-06-01), Nakaizumi
Zilog Microprocessor Applications Reference Book, vol. 1, Jul. 1981, cover & pp. 2-119 through 2-146.
Toshiba Data Sheet for TMM41464 Memory, Aug. 1985, pp. 85-98.
Hayes Microcomputer Products, Inc.
Hecker Stuart N.
Sniezek Andrew L.
LandOfFree
Method and apparatus for refreshing a dynamic memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for refreshing a dynamic memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for refreshing a dynamic memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2354881