Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2008-03-03
2010-11-16
Beausoliel, Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S741000, C714S038110, C714S708000, C714S701000, C714S738000, C714S739000, C714S740000, C714S742000, C717S134000, C717S135000, C717S138000
Reexamination Certificate
active
07836343
ABSTRACT:
A method, apparatus and computer program product are provided for use in a system that includes one or more processors, and multiple threads that are respectively associated with the one or more processors. One embodiment of the invention is directed to a method that includes the steps of generating one or more test cases, wherein each test case comprises a specified set of instructions in a specified order, and defining a plurality of thread hardware allocations, each corresponding to a different one of the threads. The thread hardware allocation corresponding to a given thread comprises a set of processor hardware resources that are allocated to the given thread for use in executing test cases. The method further includes executing a particular one of the test cases on a first thread hardware allocation, in order to provide a first set of test data, and thereafter executing the particular test case using a second thread hardware allocation, in order to provide a second set of test data.
REFERENCES:
patent: 5130936 (1992-07-01), Sheppard et al.
patent: 5193178 (1993-03-01), Chillarege et al.
patent: 5371883 (1994-12-01), Gross et al.
patent: 5412801 (1995-05-01), de Remer et al.
patent: 5557539 (1996-09-01), Fitch
patent: 5671351 (1997-09-01), Wild et al.
patent: 5673387 (1997-09-01), Chen et al.
patent: 5729554 (1998-03-01), Weir et al.
patent: 5740353 (1998-04-01), Kreulen et al.
patent: 5751941 (1998-05-01), Hinds et al.
patent: 5831998 (1998-11-01), Ozmizrak
patent: 5892947 (1999-04-01), DeLong et al.
patent: 5960457 (1999-09-01), Skrovan et al.
patent: 6011830 (2000-01-01), Sasin et al.
patent: 6031990 (2000-02-01), Sivakumar et al.
patent: 6088690 (2000-07-01), Gounares et al.
patent: 6148427 (2000-11-01), Sherwood et al.
patent: 6219829 (2001-04-01), Sivakumar et al.
patent: 6279124 (2001-08-01), Brouwer et al.
patent: 6715108 (2004-03-01), Badger et al.
patent: 7356436 (2008-04-01), Bohizic et al.
patent: 7729891 (2010-06-01), Fine et al.
patent: 2001/0052089 (2001-12-01), Gustavsson et al.
patent: 2003/0018932 (2003-01-01), Blum et al.
patent: 2003/0028856 (2003-02-01), Apuzzo et al.
patent: 2003/0037314 (2003-02-01), Apuzzo et al.
patent: 2003/0191985 (2003-10-01), Barrett
patent: 2004/0025088 (2004-02-01), Avvari et al.
patent: 2004/0088677 (2004-05-01), Williams
patent: 2004/0181713 (2004-09-01), Lambert
patent: 2005/0076282 (2005-04-01), Thompson et al.
patent: 2005/0086565 (2005-04-01), Thompson et al.
patent: 2005/0154939 (2005-07-01), De Pauw et al.
patent: 2005/0229162 (2005-10-01), Tanner
patent: 2007/0162894 (2007-07-01), Noller et al.
Feng Guo H.
Martin-de-Nicolas Pedro
Arcos Jeison C
Baca Matthew W.
Beausoliel Robert
International Business Machines - Corporation
Yee & Associates P.C.
LandOfFree
Method and apparatus for reducing test case generation time... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing test case generation time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing test case generation time... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4252305