Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2006-10-10
2006-10-10
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
C713S320000, C327S534000
Reexamination Certificate
active
07120804
ABSTRACT:
An approach for power reduction of an integrated circuit device. In response to detecting a change in an activity factor associated with an integrated circuit device from a first activity factor to a second activity factor, a supply voltage and a body bias associated with the integrated circuit device are adjusted based on the second activity factor to reduce power consumption. For one aspect, the supply voltage and body bias are adjusted to maintain a substantially constant operating frequency for the integrated circuit device.
REFERENCES:
patent: 5610533 (1997-03-01), Arimoto et al.
patent: 5672995 (1997-09-01), Hirase et al.
patent: 5751603 (1998-05-01), Landolf
patent: 5953237 (1999-09-01), Indermaur et al.
patent: 6097243 (2000-08-01), Bertin et al.
patent: 6100751 (2000-08-01), De et al.
patent: 6300819 (2001-10-01), De et al.
patent: 6366156 (2002-04-01), Narendra et al.
patent: 6411156 (2002-06-01), Borkar et al.
patent: 6415388 (2002-07-01), Browning et al.
patent: 6429726 (2002-08-01), Bruneau et al.
patent: 6448840 (2002-09-01), Kao et al.
patent: 6484265 (2002-11-01), Borkar et al.
patent: 6653890 (2003-11-01), Ono et al.
patent: 6967522 (2005-11-01), Chandrakasan et al.
patent: 2002/0079951 (2002-06-01), Borkar et al.
patent: 2002/0083355 (2002-06-01), Clark et al.
patent: 2002/0138777 (2002-09-01), Feierbach
patent: 2002/0138778 (2002-09-01), Cole et al.
patent: 2002/0147932 (2002-10-01), Brock et al.
patent: 0 666 528 (1995-08-01), None
patent: 1 117 031 (2001-07-01), None
patent: WO 01/48584 (2001-07-01), None
Martin et al, Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads, Nov. 10-14, 2002, IEEE/ACM, pp. 721-725.
Kim et al, Dynamic Vth Scaling for Active Leakage Power Reduction, Mar. 4-8, 2002, IEEE, pp. 5.
Anantha Chandrakasan, Rex Min, Manish Bhardwaj, Seong-Hwan Cho, and Alice Wang“Power Aware Wireless Microsensor Systems”, ESSCIRC, Florence, Italy, Sep. 2002.
A 175 mV multiply-accumulate unit using an adaptive supply voltage and body bias (ASB) architecture, Chandrakasan, A.P.; Kao, J.; Miyazaki, M.; Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International , vol. 1 , 2002, pp. 58-444 vol. 1.
A dynamic voltage scaled microprocessor system, Brodersen, R.; Burd, T.; Pering, T.; Stratakos, A.; Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International , 2000, pp. 294-295, 466.
Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs Bloechel, B.; Borkar, S.; De, V.; Ghani, T.; Keshavarzi, A.; Ma, S:; Mistry, K.; Narendra, S.; Low Power Electronics and Design, International Symposium on, 2001. , 2001 pp. 207-212.
Ricardo Gonzalez, Benjamin M. Gordon, Mark A. Horowitz, “Supply and Threshold Voltage Scaling for Low Power CMOS”, 1997 IEEE Journal of Solid-State Circuits, vol. 32, No. 8, Aug. 1997, pp. 1210-1216.
PCT Invitation to Pay Additional Fees for PCT International Application No. US03/39133 mailed Oct. 12, 2004 (5 pages).
De Vivek K.
Tschanz James W.
Wei Liqiong
Ye Yibin
Faatz Cynthia Thomas
Lee Thomas
Suryawanshi Suresh K
LandOfFree
Method and apparatus for reducing power consumption through... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing power consumption through..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing power consumption through... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3690023