Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-02-14
2006-02-14
Chace, Christian P. (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S167000, C713S324000, C713S320000, C365S205000, C365S207000, C365S208000, C365S227000, C365S233100
Reexamination Certificate
active
07000065
ABSTRACT:
A method and apparatus for selectively disabling sense amplifiers to reduce power consumption in a memory bus interface are disclosed. The method includes amplifying data signals from a memory bus interface. The amplified data signals are sampled, and the amplifier is selectively disabled in response to the absence or end of a predetermined operation occurring over the memory bus. In some embodiments of the invention, the amplification may be selectively enabled in response to the beginning of the predetermined operation over the memory bus. According to some embodiments, the disabling of the amplification may be synchronized to an edge of a delayed data strobe signal. In some embodiments, signals associated with a double data rate (“DDR”) synchronous dynamic random access memory (“SDRAM”) device may be communicated over the memory bus.
REFERENCES:
patent: 4972374 (1990-11-01), Wang et al.
patent: 5737746 (1998-04-01), Hardin et al.
patent: 6058059 (2000-05-01), Huang et al.
patent: 6101612 (2000-08-01), Jeddeloh
patent: 6240048 (2001-05-01), Matsubara
patent: 6316980 (2001-11-01), Vogt et al.
patent: 6339552 (2002-01-01), Taruishi et al.
patent: 6401213 (2002-06-01), Jeddeloh
patent: 2001/0012233 (2001-08-01), Hirabayashi
patent: 2001/0046163 (2001-11-01), Yanagawa
patent: 2001/0054135 (2001-12-01), Matsuda
patent: 2001067877 (2001-03-01), None
patent: 459242 (2001-10-01), None
Patent Abstracts of Japan, vol. 1996, No. 04, Apr. 30, 1996 & JP 07 320483 A (NEC IC Microcomputer Systems Ltd.), Dec. 8, 1995, Abstract.
U.S. Appl. No. 10/317,776, filed Dec. 11, 2002, entitled “An Apparatus and Method For Address Bus Power Control”.
U.S. Appl. No. 10/317,798, filed Dec. 11, 2002, entitled “An Apparatus and Method For Address Bus Control”.
U.S. Appl. No. 10/436,903, filed May 12, 2003, entitled “An Apparatus and Method For Address Bus Power Control”.
Wilcox Jeffrey R.
Yosef Noam
Chace Christian P.
Intel Corporation
Trop Pruner & Hu P.C.
LandOfFree
Method and apparatus for reducing power consumption in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing power consumption in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing power consumption in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3697680