Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2011-08-09
2011-08-09
Thai, Tuan V. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S100000, C711S141000, C711S154000
Reexamination Certificate
active
07996625
ABSTRACT:
A method for reducing memory latency in a multi-node architecture. In one embodiment, a speculative read request is issued to a home node before results of a cache coherence protocol are determined. The home node initiates a read to memory to complete the speculative read request. Results of a cache coherence protocol may be determined by a coherence agent to resolve cache coherency after the speculative read request is issued.
REFERENCES:
patent: 5535116 (1996-07-01), Gupta et al.
patent: 5541914 (1996-07-01), Krishnamoorthy et al.
patent: 5581729 (1996-12-01), Nishtala et al.
patent: 5588131 (1996-12-01), Borrill
patent: 5588152 (1996-12-01), Dapp et al.
patent: 5590292 (1996-12-01), Wooten et al.
patent: 5603005 (1997-02-01), Bauman et al.
patent: 5613136 (1997-03-01), Casavant et al.
patent: 5617537 (1997-04-01), Yamada et al.
patent: 5634068 (1997-05-01), Nishtala et al.
patent: 5644753 (1997-07-01), Ebrahim et al.
patent: 5655100 (1997-08-01), Ebrahim et al.
patent: 5657472 (1997-08-01), Van Loo et al.
patent: 5680571 (1997-10-01), Bauman
patent: 5680576 (1997-10-01), Laudon
patent: 5682512 (1997-10-01), Tetrick
patent: 5684977 (1997-11-01), Van Loo et al.
patent: 5699500 (1997-12-01), Dasgupta
patent: 5701413 (1997-12-01), Zulian et al.
patent: 5708836 (1998-01-01), Wilkinson et al.
patent: 5717942 (1998-02-01), Haupt et al.
patent: 5734922 (1998-03-01), Hagersten et al.
patent: 5745732 (1998-04-01), Cherukuri et al.
patent: 5749095 (1998-05-01), Hagersten
patent: 5754789 (1998-05-01), Nowatzyk et al.
patent: 5754877 (1998-05-01), Hagersten et al.
patent: 5787094 (1998-07-01), Cecchi et al.
patent: 5796605 (1998-08-01), Hagersten
patent: 5802578 (1998-09-01), Lovett
patent: 5805839 (1998-09-01), Singhal
patent: 5860159 (1999-01-01), Hagersten
patent: 5862316 (1999-01-01), Hagersten et al.
patent: 5864738 (1999-01-01), Kessler et al.
patent: 5875462 (1999-02-01), Bauman et al.
patent: 5875472 (1999-02-01), Bauman et al.
patent: 5878268 (1999-03-01), Hagersten
patent: 5881303 (1999-03-01), Hagersten et al.
patent: 5887138 (1999-03-01), Hagersten et al.
patent: 5887146 (1999-03-01), Baxter et al.
patent: 5892970 (1999-04-01), Hagersten
patent: 5895484 (1999-04-01), Arimilli et al.
patent: 5897657 (1999-04-01), Hagersten et al.
patent: 5900020 (1999-05-01), Safranek et al.
patent: 5905998 (1999-05-01), Ebrahim et al.
patent: 5911052 (1999-06-01), Singhal et al.
patent: 5925097 (1999-07-01), Gopinath et al.
patent: 5931938 (1999-08-01), Drogichen et al.
patent: 5938765 (1999-08-01), Dove et al.
patent: 5941967 (1999-08-01), Zulian
patent: 5950226 (1999-09-01), Hagersten et al.
patent: 5958019 (1999-09-01), Hagersten et al.
patent: 5960455 (1999-09-01), Bauman
patent: 5961623 (1999-10-01), James et al.
patent: 5963746 (1999-10-01), Barker et al.
patent: 5963975 (1999-10-01), Boyle et al.
patent: 5978874 (1999-11-01), Singhal et al.
patent: 5983326 (1999-11-01), Hagersten et al.
patent: 5987555 (1999-11-01), Alzien et al.
patent: 6026461 (2000-02-01), Baxter et al.
patent: 6038646 (2000-03-01), Sproull
patent: 6038651 (2000-03-01), VanHuben et al.
patent: 6041376 (2000-03-01), Gilbert et al.
patent: 6049845 (2000-04-01), Bauman et al.
patent: 6049853 (2000-04-01), Kingsbury et al.
patent: 6052760 (2000-04-01), Bauman et al.
patent: 6055617 (2000-04-01), Kingsbury
patent: 6065077 (2000-05-01), Fu
patent: 6067603 (2000-05-01), Carpenter et al.
patent: 6081844 (2000-06-01), Nowatzyk et al.
patent: 6085295 (2000-07-01), Ekanadham et al.
patent: 6092136 (2000-07-01), Luedtke
patent: 6092156 (2000-07-01), Schibinger et al.
patent: 6108739 (2000-08-01), James et al.
patent: 6108764 (2000-08-01), Baumgertner et al.
patent: 6119150 (2000-09-01), Fujii et al.
patent: 6141733 (2000-10-01), Arimilli et al.
patent: 6145032 (2000-11-01), Bannister et al.
patent: 6148361 (2000-11-01), Carpenter et al.
patent: 6167489 (2000-12-01), Bauman et al.
patent: 6173413 (2001-01-01), Slaughter et al.
patent: 6182112 (2001-01-01), Malek et al.
patent: 6189078 (2001-02-01), Bauman et al.
patent: 6192452 (2001-02-01), Bannister et al.
patent: 6199135 (2001-03-01), Maahs et al.
patent: 6199144 (2001-03-01), Arora et al.
patent: 6205528 (2001-03-01), Kingsbury et al.
patent: 6209064 (2001-03-01), Weber
patent: 6212610 (2001-04-01), Weber et al.
patent: 6226714 (2001-05-01), Safranek et al.
patent: 6263406 (2001-07-01), Uwano et al.
patent: 6275907 (2001-08-01), Baumgartner et al.
patent: 6279087 (2001-08-01), Melo et al.
patent: 6338122 (2002-01-01), Baumgartner et al.
patent: 6393529 (2002-05-01), Keller
patent: 6615319 (2003-09-01), Khare et al.
patent: 6643747 (2003-11-01), Hammarlund et al.
patent: 6678840 (2004-01-01), Kessler et al.
patent: 6681293 (2004-01-01), Solomon et al.
patent: 2002/0078315 (2002-06-01), Howard et al.
patent: 2003/0105828 (2003-06-01), Sano et al.
Briggs Faye A.
Cheng Kai
Khare Manoj
Kumar Akhilesh
Looi Lily P.
Intel Corporation
Kenyon & Kenyon LLP
Thai Tuan V.
LandOfFree
Method and apparatus for reducing memory latency in a cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing memory latency in a cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing memory latency in a cache... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2666780