Electrical computers and digital processing systems: processing – Architecture based instruction processing
Reexamination Certificate
2005-09-20
2005-09-20
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Architecture based instruction processing
Reexamination Certificate
active
06948051
ABSTRACT:
A method and apparatus for reducing logic activity in a microprocessor which examines every instruction before it is executed and determines in advance the minimum appropriate datapath width (in byte or half-word quantities) necessary to accurately execute the operation. Achieving this requires two major enhancements to a traditional microprocessor pipeline. First, extra logic (potentially an extra pipeline stage for determining an operation's effective bit width—the WD width detection logic) is introduced between the Decode and Execution stages. Second, the traditional Execution stage architecture (including a register file RF and the arithmetic logical unit ALU), instead of being organized as one continuous 32-bit unit, is organized as a collection of multiple slices, where a slice can be of an 8-bit (a byte) or a 16-bit (double byte) granularity. Each slice in this case can operate independently of each other slice, and includes portion of the register file, functional unit and cache memory. Concatenating a multiple number of these slices together creates a required full width processor.
REFERENCES:
patent: 4442498 (1984-04-01), Rosen
patent: 4941119 (1990-07-01), Moline
patent: 4943908 (1990-07-01), Emma et al.
patent: 5010511 (1991-04-01), Hartley et al.
patent: 6192384 (2001-02-01), Dally et al.
Ruby B. Lee; Efficiency of microSIMD architectures and index-mapped data for media processors; Media Processors 1999; Jan. 25-29, 1999; pp. 34-46.
Jae-Woo Ahn and Wonyong Sung; Multimedia Processor-Based Implementation of an Error-Diffusion Halftoning Algorithm Exploiting Subword Parrallelism; Circuits and Systems for Video Technology; Feb. 2001; pp. 129-138.
Ruby B. Lee; Multimedia Extensions for General-Purpose Processors; Signal Processing Systems, 1997; Nov. 3-5, 1997; pp. 9-23.
John L Hennessy and David A Patterson; Computer Organization and Design The Hardware/Software Interface; Morgan Kaufman Publishers; 1998; pp. 221-223.
David Brooks, et al.(1999)“Dynamically Exploiting Narrw Width Operands to Improve Processor Power and Performance”,IEEEpp. 13-22; and.
Ramon Canal, et al. (2000) “Very Low Power Pipelines Using Significance Compression”,IEEEpp. 181-190.
Cuppu Vinodh R.
Moreno Jaime H.
Rivers Jude A.
Coleman Eric
Scully Scott Murphy & Presser
Trepp, Esq. Robert M.
LandOfFree
Method and apparatus for reducing logic activity in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing logic activity in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing logic activity in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3397218