Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2004-09-22
2009-06-02
Louis-Jacques, Jacques (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
Reexamination Certificate
active
07543221
ABSTRACT:
A technique to reduce false error detection in microprocessors within a redundant multi-threaded computing environment. A pi bit is propagated with at least two instructions through an instruction flow path. Results of executing the instruction are compared to see if an error has occurred and if so, the pi bits are examined to determine which instruction contains the error.
REFERENCES:
patent: 3531631 (1970-09-01), Burgess
patent: 4224681 (1980-09-01), Lewine
patent: 4241396 (1980-12-01), Mitchell et al.
patent: 4604750 (1986-08-01), Manton et al.
patent: 4794517 (1988-12-01), Jones et al.
patent: 4888679 (1989-12-01), Fossum et al.
patent: 5033050 (1991-07-01), Murai
patent: 5297263 (1994-03-01), Ohtsuka et al.
patent: 5495590 (1996-02-01), Comfort et al.
patent: 5535226 (1996-07-01), Drake et al.
patent: 5537559 (1996-07-01), Kane et al.
patent: 5649090 (1997-07-01), Edwards et al.
patent: 5751985 (1998-05-01), Shen et al.
patent: 5835944 (1998-11-01), Lahti et al.
patent: 5838896 (1998-11-01), Han
patent: 5872910 (1999-02-01), Kuslak et al.
patent: 6247118 (2001-06-01), Zumkehr et al.
patent: 6253306 (2001-06-01), Ben-Meir et al.
patent: 6457119 (2002-09-01), Boggs et al.
patent: 6543028 (2003-04-01), Jamil et al.
patent: 6662319 (2003-12-01), Webb, et al.
patent: 6675341 (2004-01-01), Chen et al.
patent: 6704890 (2004-03-01), Carotti et al.
patent: 6738892 (2004-05-01), Coon et al.
patent: 6785842 (2004-08-01), Zumkehr et al.
patent: 6862677 (2005-03-01), Stravers
patent: 6895527 (2005-05-01), Quach et al.
patent: 2002/0078334 (2002-06-01), Roth et al.
patent: 2002/0199151 (2002-12-01), Zuraski
patent: 2004/0030959 (2004-02-01), Quach et al.
patent: 2004/0139374 (2004-07-01), Meaney et al.
patent: 2005/0138478 (2005-06-01), Safford et al.
patent: 0 596 144 (1994-05-01), None
patent: 63-012030 (1988-01-01), None
patent: 03-209523 (1991-09-01), None
patent: 04-264624 (1992-02-01), None
patent: 06-290045 (1994-10-01), None
patent: 20010087046 (2001-09-01), None
patent: WO 03/098638 (2003-11-01), None
Mukherjee, Shubhendu S., et al., A Systematic Methodology to Computer The Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36thAnnual International Symposium on Microarchitecture, Anaheim, CA, Dec. 2003, pp. 29-40.
Reinhardt, S. K., et al., Transcient Fault Detection via Simultaneous Multithreading Proceedings of the 27the Annual International Symposium on Computer Architecture, Vancover, BC, Jun. 2000, pp. 25-36.
Taiwanese Office Action dated Jun. 21, 2007 with English Language Translation.
Wikipedia's Classic RISC Pipeline, revision from May 18, 2004, http://en.wikipedia.org/w/index.php?title+Classic—RISC—pipeline&oldid=5074869.
European Patent Office, International Search Report And Written Opinion For International Application. No. PCT/US2005/017772, 12 pages, Oct. 18, 2005.
Ziegler, J.F. et al., IBM Experiments in Soft Fails in Computer Electronics, IBM Journal of Research and Development, Vo. 40. No. 1, Jan. 1996, pp. 3-18.
Normand, Eugene, Single Event Upset at Ground Level, IEEE Transactions on Nuclear Science, vo. 43, No. 6, Dec. 1996, pp. 2742-2750.
Choi, Youngsoo, et al., The Impact of If-Conversion and Branch Prediction on Program Execution on the Intel® Itanium Processor, Proceedings of the 34thAnnual International Symposium on Microarchitecture, Austin, TX, Dec. 1-5, 2001, pp. 182-191.
Manne, Srilatha, et al., Pipeline Gating: Speculation Control For Energy Reduction, Proceedings of the 25the Annual International Symposium on Computer Architecture, Barcelona, Spain, 1998, pp. 132-141.
Mukherjee, Shubhendu S., et al., Detailed Design and Evaluation of Redundant Multithreading Alternatives, Proceedings of the 29thAnnual International Symposium on Computer Architecture, Anchorage, AK May 2002, pp. 99-110.
Japanese Patent Office Official Action dated Jul. 1, 2008 with English Language Translation, 11 Pages Total.
Emer Joel S.
Mukherjee Shubhendu S.
Reinhardt Steven K.
Smith Michael J.
Weaver Christopher T.
Intel Corporation
Louis-Jacques Jacques
Rizk Sam
Trop Pruner & Hu P.C.
LandOfFree
Method and apparatus for reducing false error detection in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing false error detection in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing false error detection in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4081511