Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2004-06-17
2009-06-30
Louis-Jacques, Jacques (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
C712S244000
Reexamination Certificate
active
07555703
ABSTRACT:
A technique to reduce false error detection in microprocessors. A pi bit is propagated with an instruction through an instruction flow path. When a parity error is detected, the pi bit is set, instead of raising a machine check exception. Upon reaching a commit point, the processor can determine if the instruction was on a wrong path.
REFERENCES:
patent: 3531631 (1970-09-01), Burgess
patent: 4224681 (1980-09-01), Lewine
patent: 4794517 (1988-12-01), Jones et al.
patent: 5033050 (1991-07-01), Murai
patent: 5495590 (1996-02-01), Comfort et al.
patent: 5535226 (1996-07-01), Drake et al.
patent: 5872910 (1999-02-01), Kuslak et al.
patent: 6247118 (2001-06-01), Zumkehr et al.
patent: 6457119 (2002-09-01), Boggs et al.
patent: 6543028 (2003-04-01), Jamil et al.
patent: 6675341 (2004-01-01), Chen et al.
patent: 6738892 (2004-05-01), Coon et al.
patent: 6785842 (2004-08-01), Zumkehr et al.
patent: 2002/0078334 (2002-06-01), Roth et al.
patent: 2002/0199151 (2002-12-01), Zuraski, Jr.
patent: 2004/0139374 (2004-07-01), Meaney et al.
patent: 2005/0138478 (2005-06-01), Safford et al.
patent: 0 596 144 (1994-05-01), None
patent: 63-012030 (1988-01-01), None
patent: 03-209523 (1991-09-01), None
patent: 04-264624 (1992-09-01), None
patent: 06-290045 (1994-10-01), None
Ziegler, J.F. et al.,IBM Experiments in Soft Fails in Computer Electronics, IBM Journal of Research and Development, vol. 40, No. 1, Jan. 1996, pp. 3-18.
Normand, Eugene,Single Event Upset at Ground Level, IEEE Transactions on Nuclear Science, vol. 43, No. 6, Dec. 1996, pp. 2742-2750.
Choi, Youngsoo et al.,The Impact of If-Conversion and Branch Prediction on Program Execution on the Intel® ItaniumTM Processor, Proceedings of the 34thAnnual International Symposium on Microarchitecture, Austin, TX, Dec. 1-5, 2001, pp. 182-191.
Manne, Srilatha et al.,Pipeline Gating: Speculation Control for Energy Reduction, Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, Jun. 27-Jul. 1, 1998, pp. 132-141.
Mukherjee, Shubhendu S. et al.,Detailed Design and Evaluation of Redundant Multithreading Alternatives, Proceedings of the 29thAnnual International Symposium on Computer Architecture, Anchorage, AK, May 25-29, 2002, pp. 99-110.
Mukherjee, Shubhendu S. et al.,A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36thAnnual International Symposium on Microarchitecture, Anaheim, CA, Dec. 3-5, 2003, pp. 29-40.
Reinhardt, Steven K. et al.,Transient Fault Detection via Simultaneous Multithreading, Proceedings of the 27th Annual International Symposium on Computer Architecture, Vancouver, BC, Jun. 10-14, 2000, pp. 25-36.
European Patent Office, International Search Report and Written Opinion for International Application No. PCT/US2005/017772, 12 pages, Oct. 18, 2005.
U.S. Patent and Trademark Office Action in Related U.S. Appl. No. 10/872,109, filed Feb. 21, 2008, pp. 1-15, along with the Reply to Office Action which was filed on May 19, 2008, pp. 1-8.
German Office Action dated Feb. 1, 2008 with English Language Translation.
Chinese Patent Office, First Office Action for Chinese Application No. 200580019724.X, 10 pgs., Mar. 7, 2008.
Japanese Patent Office Official Action dated Jul. 1, 2008 with English Language Translation, 11 Pages Total.
Japanese Patent Office, Office Action dated Mar. 10, 2009 in a related application, pp. 1-9.
Emer Joel S.
Mukherjee Shubhendu S.
Reinhardt Steven K.
Smith Michael J.
Weaver Christopher T.
Intel Corporation
Louis-Jacques Jacques
Rizk Sam
Trop Pruner & Hu P.C.
LandOfFree
Method and apparatus for reducing false error detection in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing false error detection in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing false error detection in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4076912