Static information storage and retrieval – Systems using particular element – Flip-flop
Reexamination Certificate
2007-09-18
2007-09-18
Mai, Son L. (Department: 2827)
Static information storage and retrieval
Systems using particular element
Flip-flop
C365S154000, C365S227000
Reexamination Certificate
active
11081874
ABSTRACT:
The invention relates to reduced power cells. Some embodiments of the invention provide a memory circuit that has a storage cell. The storage cell contains several electronic components and an input. The electronic components receive a reduced voltage from the input to the cell. The reduced voltage reduces the current leakage of the electronic components within the cell. Some embodiments provide a memory circuit that has a level converter. The level converter receives a reduced voltage and converts the reduced voltage into values that can be used to store and retrieve data with stability in the cell. Some embodiments provide a method for storing data in a memory circuit that has a storage cell. The method applies a reduced voltage to the input of the cell. The method level converts the reduced voltage. The reduced voltage is converted to a value that can be used to store and retrieve data with stability in the cell. The reduced voltage reduces a current leakage of electronic components within the cell.
REFERENCES:
patent: 5245575 (1993-09-01), Sasaki et al.
patent: 5369622 (1994-11-01), McLaury
patent: 5532958 (1996-07-01), Jiang et al.
patent: 5581500 (1996-12-01), D'Souza
patent: 5734622 (1998-03-01), Furumochi et al.
patent: 5768178 (1998-06-01), McLaury
patent: 5991191 (1999-11-01), Rao
patent: 6111779 (2000-08-01), You
patent: 6134154 (2000-10-01), Iwaki et al.
patent: 6173379 (2001-01-01), Poplingher et al.
patent: 6205076 (2001-03-01), Wakayama
patent: 6326651 (2001-12-01), Manabe
patent: 6560139 (2003-05-01), Ma et al.
patent: 6643173 (2003-11-01), Takemura
patent: 6724648 (2004-04-01), Khellah et al.
patent: 6809979 (2004-10-01), Tang
patent: 6903962 (2005-06-01), Nii
patent: 6925025 (2005-08-01), Deng et al.
patent: 6937535 (2005-08-01), Ahn et al.
patent: 6970374 (2005-11-01), Lin
patent: 7027346 (2006-04-01), Houston et al.
patent: 7110317 (2006-09-01), Song et al.
patent: 2001/0038552 (2001-11-01), Ishimaru
patent: 2004/0233758 (2004-11-01), Kim et al.
patent: 2005/0128789 (2005-06-01), Houston
patent: 2005/0254315 (2005-11-01), Salters
U.S. Appl. No. 11/081,870, filed Mar. 15, 2005, Redgrave.
U.S. Appl. No. 11/081,870 (non-final office action), filed Mar. 15, 2005, Redgrave.
“Design for Low Power in Actel Antifuse FPGAs”, Actel Application Note, 2000 Actel Corporation, Sep. 2000, pp. 1-8.
Gayasen, A., et al., “Reducing Leakage Energy in FPGAs Using region-Constrained Placement,”FPGA '04,Feb. 22-24, 2004, pp. 51-58, ACM, Monterey, California, USA.
Adeli Law Group PLC
Mai Son L.
Tabula Inc.
LandOfFree
Method and apparatus for reduced power cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reduced power cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reduced power cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3761174