Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-09-01
2009-02-10
Le, Dieu-Minh (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S005110
Reexamination Certificate
active
07490260
ABSTRACT:
A reconfigurable memory in an integrated circuit includes an array of memory cells and a memory controller. The array of memory cells in the reconfigurable memory are tested to determine if they are unusable and if so, their associated physical addresses corresponding to their physical location. After determining the physical addresses where any failure exists, the physical addresses locations associated with the physical locations of unusable memory cells or memory blocks are mapped out to avoid addressing them. While mapping out unusable memory locations or memory blocks reduces the total capacity, the reconfigurable memory has sufficient capacity for the integrated circuit to remain functionally usable.
REFERENCES:
patent: 3735368 (1973-05-01), Beausoleil
patent: 3803560 (1974-04-01), DeVoy et al.
patent: 4069475 (1978-01-01), Boettcher
patent: 4922451 (1990-05-01), Lo et al.
patent: 5146571 (1992-09-01), Logan
patent: 5293593 (1994-03-01), Hodge et al.
patent: 5537631 (1996-07-01), Wong et al.
patent: 5831989 (1998-11-01), Fujisaki
patent: 5848021 (1998-12-01), Sugibayashi
patent: 5937435 (1999-08-01), Dobbek et al.
patent: 5995731 (1999-11-01), Crouch et al.
patent: 6141768 (2000-10-01), Lin et al.
patent: 6212647 (2001-04-01), Sims et al.
patent: 6295595 (2001-09-01), Wildenberg et al.
patent: 6400602 (2002-06-01), Takata et al.
patent: 7039755 (2006-05-01), Helms
patent: 7111190 (2006-09-01), Venkatraman et al.
patent: 2001/0042223 (2001-11-01), Hoskins
Kanapathippillai Ruban
Mehta Manoj
Philhower, III Earle F.
Venkatraman Siva
Intel Corporation
Le Dieu-Minh
McCall Molly A.
LandOfFree
Method and apparatus for reconfigurable memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reconfigurable memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reconfigurable memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4121801