Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Patent
1997-02-28
1999-11-23
Tran, Andrew Q.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
714719, 365201, 365202, 36518907, 36523004, G11C 2900
Patent
active
059919043
ABSTRACT:
A circuit transfers data in an array of memory cells arranged in rows and columns. The circuit includes a plurality of row lines, a plurality of pairs of complementary digit lines, and an array of memory cells, each memory cell having a control terminal coupled to one of the row lines and a data terminal coupled to one of the complementary digit lines of one of the pairs of complementary digit lines responsive to a row enable signal on the row line of the row corresponding to the memory cell. A plurality of sense amplifiers are included in the circuit, each sense amplifier coupled to an associated pair of first and second complementary digit lines which senses a voltage differential between the first and second complementary digit lines and, in response to the sensed voltage differential, drives the first and second complementary digit lines to voltage levels corresponding to complementary logic states. A plurality of equilibration circuits are also included in the circuit, each equilibration circuit coupled between one of the pairs of complementary digit lines and operable to equalize the voltage level on each pair of complementary digit lines to a predetermined level responsive to an equilibration signal. A control circuit is coupled to the plurality of row lines and the equilibration circuits. The control circuit is operable to: write a pattern of data to an initial row of the memory array; generate the equilibrate signal; apply a row enable signal to the row line of the memory cells in the initial row; terminate the row enable signal for the initial row; apply a row enable signal to the row line to which the memory cells in another row are connected; terminate the row enable signal for the another row; and generate the equilibrate signal.
REFERENCES:
patent: 5381368 (1995-01-01), Morgan et al.
patent: 5440517 (1995-08-01), Morgan et al.
Micro)n Technology, Inc.
Tran Andrew Q.
LandOfFree
Method and apparatus for rapidly testing memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for rapidly testing memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for rapidly testing memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1235480