Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-03-13
2007-03-13
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10889510
ABSTRACT:
A method and apparatus for rapidly selecting types of buffers which are inserted in the clock tree for high-speed VLSI design is disclosed. The developed tool can be embedded in the existing clock tree synthesis design flow to ensure minimizing the clock delay and satisfying the clock skew constrains. Given the clock tree netlist, the inserted buffers location information, the wire electrical parameters and a buffers timing library, the components delay (buffer delay and wire delay) of the clock tree can be calculated first. Then, for each I/O pin, the path delay, the clock delay and the clock skew can be obtained. Finally, using the method, a modified clock tree netlist satisfying the timing specifications can be constructed.
REFERENCES:
patent: 5564022 (1996-10-01), Debnath et al.
patent: 5638291 (1997-06-01), Li et al.
patent: 5974245 (1999-10-01), Li et al.
patent: 6550044 (2003-04-01), Pavisic et al.
patent: 2004/0168140 (2004-08-01), Chang
Chu Chia-Chi
Feng Wu-Shiung
Lee Herng-Jer
Chang Gung University
Dinh Paul
Kamrath Alan D.
Nikolai & Mersereau , P.A.
LandOfFree
Method and apparatus for rapidly selecting types of buffers... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for rapidly selecting types of buffers..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for rapidly selecting types of buffers... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3765045