Method and apparatus for randomizing instruction thread...

Details Method and apparatus for randomizing instruction thread... Method and apparatus for randomizing instruction thread...

2008-07-15

2008-07-15

Nguyen, Van H (Department: 2194)

Electrical computers and digital processing systems: processing

Processing control

Logic operation instruction processing

C712S206000, C718S103000

Reexamination Certificate

active

10424533

ABSTRACT:
A processor interleaves instructions according to a priority rule which determines the frequency with which instructions from each respective thread are selected and added to an interleaved stream of instructions to be processed in the data processor. The frequency with which each thread is selected according to the rule may be based on the priorities assigned to the instruction threads. A randomization is inserted into the interleaving process so that the selection of an instruction thread during any particular clock cycle is not based solely by the priority rule, but is also based in part on a random or pseudo random element. This randomization is inserted into the instruction thread selection process so as to vary the order in which instructions are selected from the various instruction threads while preserving the overall frequency of thread selection (i.e. how often threads are selected) set by the priority rule.

REFERENCES:
patent: 4642756 (1987-02-01), Sherrod
patent: 5655115 (1997-08-01), Shen et al.
patent: 6073159 (2000-06-01), Emer et al.
patent: 6076157 (2000-06-01), Borkenhagen et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6341347 (2002-01-01), Joy et al.
patent: 6477562 (2002-11-01), Nemirovsky et al.
patent: 6526421 (2003-02-01), Houldsworth
patent: 6658447 (2003-12-01), Cota-Robles
patent: 6674536 (2004-01-01), Long et al.
patent: 6857004 (2005-02-01), Howard et al.
patent: 6910110 (2005-06-01), Kim et al.
patent: 6981261 (2005-12-01), Kalafatis et al.
patent: 7082519 (2006-07-01), Kelsey et al.
patent: 7210134 (2007-04-01), Langer
patent: 2001/0056456 (2001-12-01), Cota-Robles
patent: 2002/0103990 (2002-08-01), Potash
patent: 2005/0183072 (2005-08-01), Horning et al.
patent: 0 790 557 (1997-08-01), None
patent: 09/282184 (1997-10-01), None
patent: 10-124316 (1998-05-01), None
patent: 2000-020323 (2000-01-01), None
patent: 2001-306323 (2001-11-01), None
patent: WO 02/067116 (2002-08-01), None
Lau “Performance Analysis of Variable Rate: Symbol-by-Symbol Adaptive Bit Interleaved Coded Modulation for Rayleigh fading Channels” 2002 IEEE, pp. 537-550.
Chang et al. “The Effects of Explicitly Parallel Mechanisms on the Multi-ALU Processor Cluster Pepline” 1998 IEEE, pp. 474-481.
Laudon et al. “Interleaving: A Multithreading Technique Targeting Multiprocessors and Worksatations” 1994 ACM, pp. 308-318.
Darmon et al. “A New Psedo-Random Interleaving for Antijamming Applications” 1989 IEEE, pp. 0006-0010.
Utiyama et al., “Design and Implementation of Multithreaded Processor for Real-Time Operation,” Technical Report of IEICE (Mar. 22, 2002), pp. 29-36, vol. 99(725).
Snavely et al., “Symbiotic Jobscheduling with Priorities for a Simultaneous Multithreading Processor,” SIGMETRICS Conf. Measurement and Modeling of C.S. (Jun. 2002), pp. 66-76.
Fisk et al., “Thread-Prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors,” First International Symposium of High Performance Computer Architecture (Raleigh, NC, Jan. 1995), pp. 210-221.

Affiliated with

Also associated with

Rating

Method and apparatus for randomizing instruction thread... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for randomizing instruction thread..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for randomizing instruction thread... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3948989