Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1996-06-28
1997-12-16
Nguyen, Tan T.
Static information storage and retrieval
Read/write circuit
Bad bit
365201, 36523003, G11C 700
Patent
active
056993072
ABSTRACT:
A method and an apparatus for providing an integrated circuit memory with redundancy. In one embodiment, an integrated circuit memory is organized into subarrays of rows and columns of memory cells. Each of the subarrays are sequentially grouped such that each subarray is adjacent to at least one other subarray. Included in the sequentially organized subarrays is a redundant subarray. Each subarray, including the redundant subarray, is configured to store data designated to be stored in a neighboring adjacent subarray. Therefore, if a defective memory cell is detected in any of the subarrays, the adjacent neighboring subarrays are configured to store the data designated for a neighboring subarray. As a result, the storage of data in the memory is shuffled towards the redundant subarray to implement redundancy. With the subarray organization of memory in the present invention as well as the shuffling of data into the redundant subarray, fewer non-volatile storage elements are required by the present invention which saves valuable chip area. Furthermore, with the shuffling described herein, long additional wires are not required to incorporate redundancy which increases the overall memory performance of the present invention.
REFERENCES:
patent: 5297085 (1994-03-01), Choi et al.
patent: 5307316 (1994-04-01), Takemae
patent: 5386387 (1995-01-01), Tanizaki
patent: 5404331 (1995-04-01), McClure
patent: 5416740 (1995-05-01), Fujita et al.
patent: 5426607 (1995-06-01), Ishibashi
patent: 5459690 (1995-10-01), Rieger et al.
patent: 5469388 (1995-11-01), Park
patent: 5469389 (1995-11-01), Olivo et al.
patent: 5469391 (1995-11-01), Haraguchi
patent: 5475648 (1995-12-01), Fujiwara
patent: 5576999 (1996-11-01), Kim et al.
patent: 5612964 (1997-03-01), Haraszti
Greason Jeffrey K.
Shay Paul
Intel Corporation
Nguyen Tan T.
LandOfFree
Method and apparatus for providing redundant memory in an integr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing redundant memory in an integr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing redundant memory in an integr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-213622