Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-03-28
2006-03-28
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C257S173000, C257S359000, C257S371000
Reexamination Certificate
active
07020857
ABSTRACT:
A method and apparatus for analyzing an integrated circuit design for pnpn structures which are likely to latchup or cause injection of noise into the substrate. Once qualifying pnpn structures are identified, the method and apparatus automatically inserts a noise and latchup suppression circuit of the designers' choice into the pnpn structure to eliminate the latchup and/or noise concerns.
REFERENCES:
patent: 4476476 (1984-10-01), Yu et al.
patent: 5945713 (1999-08-01), Voldman
patent: 6057184 (2000-05-01), Brown et al.
patent: 6097068 (2000-08-01), Brown et al.
patent: 6232639 (2001-05-01), Baker et al.
patent: 2001/0025963 (2001-10-01), Tashiro et al.
T. Li et al., Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation, Proceedings of the 36thACM/IEEE Conferencce on Design Automation, pages 549-554, Jun. 1999.
W. Winkler et al., Active Substrate Noise Suppression in Mixed-Signal Circuits Using On-Chip Driven Guard Rings, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, pp. 356-360, May 2000.
B. Owens et al., Strategies for Simulation, Measurement and Suppression of Digital Noise in Mixed-Signal Circuits, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, pp. 361-364, Sep. 2003.
A. Koukab et al., Analysis and Optimization of Substrate Noise Coupling in Single-Chip RF Transceiver Design, Proceedings of the 2002 IEEE/ACM International Conference on Computer-Aided Design, pp. 309-316, Nov. 2002.
H. Chan et al., A Practical Substrate Modeling Algorithm with Active Guardband Macromodel for Mixed-Signal Substrate Coupling Verification, 8thIEEE International Conference on Electronics, Circuits, and Systems, pp. 1455-1460, Sep. 2001.
M. Nagata et al., Quantitative Characterization of the Substrate Noise for Physical Design Guides in Digital Circuits, Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 95-98, May 2000.
J. Hwang, REX—A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis, 28thACM/IEEE Design Automation Conference, pp. 717-722, Jun. 1991.
T. Li et al., Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Simulation, Proceedings of the 36thACM/IEEE Conference on Design Automation, pp. 549-554, Jun. 1999.
H. Chan et al., A Practical Substrate Modeling Algorithm with Active Guardband Macromodel for Mixed-Signal Substrate Coupling Verification, Eighth IEEE International Conference on Electronics, Circuits, and Systems, pp. 1455-1460, Sep. 2001.
T. Li et al., Layout Extraction and Verification Methodology for CMOS I/O Circuits, Proceeding of the Design Automation COnference, pp. 291-296, Jun. 1998.
Singh Raminderpal
Voldman Steven Howard
International Business Machines - Corporation
Lestrange Michael J.
Thompson A. M.
LandOfFree
Method and apparatus for providing noise suppression in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing noise suppression in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing noise suppression in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3595022