Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-11-20
2007-11-20
Peugh, Brian R. (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S163000, C711S156000
Reexamination Certificate
active
10807094
ABSTRACT:
A method, apparatus, and computer instructions for generating coverage data during execution of code in the data processing system. During execution of the code, a determination is made as to whether an access indicator is associated with an instruction in response to executing the instruction in the code by a processor in the data processing system. If the access indicator is associated with the instruction, a state of the access indicator is changed, by the processor, when the instruction is executed. In this manner, coverage data for executed instructions is generated by the processor during execution of the code.
REFERENCES:
patent: 4291371 (1981-09-01), Holtey
patent: 4316245 (1982-02-01), Luu et al.
patent: 5103394 (1992-04-01), Blasciak
patent: 5113507 (1992-05-01), Jaeckel
patent: 5212794 (1993-05-01), Pettis et al.
patent: 5276833 (1994-01-01), Auvinen et al.
patent: 5287481 (1994-02-01), Lin
patent: 5394529 (1995-02-01), Brown, III et al.
patent: 5537572 (1996-07-01), Michelsen et al.
patent: 5581778 (1996-12-01), Chin et al.
patent: 5652858 (1997-07-01), Okada et al.
patent: 5659679 (1997-08-01), Alpert et al.
patent: 5691920 (1997-11-01), Levine et al.
patent: 5710881 (1998-01-01), Gupta et al.
patent: 5752062 (1998-05-01), Gover et al.
patent: 5768500 (1998-06-01), Agrawal et al.
patent: 5774724 (1998-06-01), Heisch
patent: 5794028 (1998-08-01), Tran
patent: 5797019 (1998-08-01), Levine et al.
patent: 5805879 (1998-09-01), Hervin et al.
patent: 5822763 (1998-10-01), Baylor et al.
patent: 5822790 (1998-10-01), Mehrotra
patent: 5887159 (1999-03-01), Burrows
patent: 5928334 (1999-07-01), Mandyam et al.
patent: 5930508 (1999-07-01), Faraboschi et al.
patent: 5937437 (1999-08-01), Roth et al.
patent: 5938760 (1999-08-01), Levine et al.
patent: 5938778 (1999-08-01), John, Jr. et al.
patent: 5940618 (1999-08-01), Blandy et al.
patent: 5950003 (1999-09-01), Kaneshiro et al.
patent: 5950009 (1999-09-01), Bortnikov et al.
patent: 5966537 (1999-10-01), Ravichandran
patent: 5966538 (1999-10-01), Granston et al.
patent: 5970439 (1999-10-01), Levine et al.
patent: 5987250 (1999-11-01), Subrahmanyam
patent: 6006033 (1999-12-01), Heisch
patent: 6026235 (2000-02-01), Shaughnessy
patent: 6070009 (2000-05-01), Dean et al.
patent: 6094709 (2000-07-01), Baylor et al.
patent: 6101524 (2000-08-01), Choi et al.
patent: 6119075 (2000-09-01), Dean et al.
patent: 6134676 (2000-10-01), VanHuben et al.
patent: 6189072 (2001-02-01), Levine et al.
patent: 6189141 (2001-02-01), Benitez et al.
patent: 6189142 (2001-02-01), Johnston et al.
patent: 6192513 (2001-02-01), Subrahmanyam
patent: 6206584 (2001-03-01), Hastings
patent: 6223338 (2001-04-01), Smolders
patent: 6233679 (2001-05-01), Holmberg
patent: 6237141 (2001-05-01), Holzle et al.
patent: 6243804 (2001-06-01), Cheng
patent: 6256775 (2001-07-01), Flynn
patent: 6285974 (2001-09-01), Mandyam et al.
patent: 6286132 (2001-09-01), Tanaka et al.
patent: 6324689 (2001-11-01), Lowney et al.
patent: 6330662 (2001-12-01), Patel et al.
patent: 6351844 (2002-02-01), Bala
patent: 6374364 (2002-04-01), McElroy et al.
patent: 6381679 (2002-04-01), Matsubara et al.
patent: 6430741 (2002-08-01), Mattson, Jr. et al.
patent: 6442585 (2002-08-01), Dean et al.
patent: 6446029 (2002-09-01), Davidson et al.
patent: 6480938 (2002-11-01), Vondran, Jr.
patent: 6505292 (2003-01-01), Witt
patent: 6539458 (2003-03-01), Holmberg
patent: 6542985 (2003-04-01), Johnson et al.
patent: 6549959 (2003-04-01), Yates et al.
patent: 6549998 (2003-04-01), Pekarich et al.
patent: 6594820 (2003-07-01), Ungar
patent: 6631514 (2003-10-01), Le
patent: 6636950 (2003-10-01), Mithal et al.
patent: 6647301 (2003-11-01), Sederlund et al.
patent: 6662295 (2003-12-01), Yamaura
patent: 6681387 (2004-01-01), Hwu et al.
patent: 6687794 (2004-02-01), Malik
patent: 6721875 (2004-04-01), McCormick et al.
patent: 6735666 (2004-05-01), Koning
patent: 6772322 (2004-08-01), Merchant et al.
patent: 6782454 (2004-08-01), Damron
patent: 6848029 (2005-01-01), Coldewey
patent: 6925424 (2005-08-01), Jones et al.
patent: 6961925 (2005-11-01), Callahan, II et al.
patent: 6973417 (2005-12-01), Maxwell et al.
patent: 6973542 (2005-12-01), Schmuck et al.
patent: 7181723 (2007-02-01), Luk et al.
patent: 2001/0032305 (2001-10-01), Barry
patent: 2002/0019976 (2002-02-01), Patel et al.
patent: 2002/0073406 (2002-06-01), Gove
patent: 2002/0124237 (2002-09-01), Sprunt et al.
patent: 2002/0129309 (2002-09-01), Floyd et al.
patent: 2002/0147965 (2002-10-01), Swaine et al.
patent: 2002/0157086 (2002-10-01), Lewis et al.
patent: 2002/0199179 (2002-12-01), Lavery et al.
patent: 2003/0014741 (2003-01-01), Megiddo et al.
patent: 2003/0040955 (2003-02-01), Anaya et al.
patent: 2003/0066055 (2003-04-01), Spivey
patent: 2003/0101367 (2003-05-01), Bartfai et al.
patent: 2003/0131343 (2003-07-01), French et al.
patent: 2003/0135719 (2003-07-01), DeWitt et al.
patent: 2004/0049712 (2004-03-01), Betker et al.
patent: 2004/0153612 (2004-08-01), Mutz et al.
patent: 2004/0194076 (2004-09-01), Comp et al.
patent: 2004/0205302 (2004-10-01), Cantrill
patent: 2004/0268316 (2004-12-01), Fisher et al.
patent: 2005/0091456 (2005-04-01), Huck
patent: 2005/0108483 (2005-05-01), Bungo
patent: 2000029731 (1999-12-01), None
patent: 2000347863 (2000-12-01), None
Tanenbaum, “Structured Computer Organization”, 1984, Prentice-Hall, Inc., 2ndEdition, pp. 10-12.
Torrellas et al., “False Sharing and Spatial Locality in Multiprocessor Caches”, Jun. 1994, IEEE Transactions on Computers, vol. 43, No. 6, pp. 651-663.
Rothman et al., “Analysis of Shared Memory Misses and Reference Patterns”, 2000, IEEE, pp. 187-198.
Wikipedia “JavaServer Pages” downloaded Jan. 24, 2006 http://en.wikipedia.org/wiki/JavaServer—Pages.
“Hardware Cycle Based memory Residency”, IBM, May 22, 2003, ip.com, IPCOM000012728D, pp. 1-2.
Hyde, “The Art of Assembly Language”, 2001, Linux Edition, pp. 247-248, retrieved Mar. 1, 2005 from http://webster.cs.ucr.edu/AoA/Linux/PDFs/0—PDFindexLinux.html.
Jeong et al., “Cost Sensitive Cache Replacement Algorithms”, Jun. 2002, Second Workshop on Cashing, Coherence and Consistency, NY, pp. 1-14.
Kikuchi, “Parallelization Assist System”, Joho Shori, vol. 34, No. 9, Sep. 1993, pp. 1158-1169.
Cohen et al., “Hardware-Assisted Characterization of NAS Benchmarks”, Cluster Computing, vol. 4, No. 3, Jul. 2001, pp. 189-196.
Talla et al., “Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Super Scalar Architectures”, International Conference on Computer Design, Austin, Sep. 17-20, 2000, pp. 163-172.
Iwasawa et al., “Parallelization Method of Fortran DO Loops by Parallelizing Assist System”, Transactions of Information Processings Society of Japan, vol. 36, No. 8, Aug. 1995, pp. 1995-2006.
Talla et al., “Execution Characteristics of Multimedia Applications on a Pentium II Processor”, IEEE International Performance, Computing, and Communications Conference, 19th, Phoenix, Feb. 20-22, 2000, pp. 516-524.
IBM Research Disclosure Bulletin 444188, “Enable Debuggers as an Objective Performance Measurement Tool for Software Development Cost Reduction”, Apr. 2001, pp. 686-688.
U.S. Appl. No. 09/435,069, filed Nov. 4, 1999, Davidson et al. Method and Apparatus for Instruction Sampling for Performance Monitoring and Debug.
U.S. Appl. No. 08/538,071, filed Oct. 2, 1995, Gover et al. Method and System for Selecting and Distinguishing an Event Sequence using an Effective Address in a Processing System.
U.S. Appl. No. 10/675,777, filed Sep. 30, 2003, DeWitt, Jr. et al. Method and Apparatus for Counting Instruction Execution and Data Accesses.
U.S. Appl. No. 10/674,604, filed Sep. 30, 2003, DeWitt, Jr. et al. Method and Apparatus for Selectively Counting Instructions and Data Accesses,
U.S. Appl. No. 10/675,831, filed Sep. 30, 2003, DeWitt, Jr. et al. Method and Apparatus for Generating Interrupts Upon Execution of Marked Instructions and Upon Access to Mar
Dimpsey Robert Tod
Levine Frank Eliot
Urquhart Robert John
Bailey Wayne P.
Flournoy Horace L
Peugh Brian R.
Rodriguez Herman
Yee Duke W.
LandOfFree
Method and apparatus for providing hardware assistance for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing hardware assistance for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing hardware assistance for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3842024