Method and apparatus for providing efficient output...

Details Method and apparatus for providing efficient output... Method and apparatus for providing efficient output...

2005-11-16

2008-09-09

Phan, Raymond N (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S057000

Reexamination Certificate

active

07424565

ABSTRACT:
An interconnect apparatus includes a transaction packet buffer and control logic. The control logic can be operable sequentially to write transaction packets for transmission to the transaction packet buffer and to transmit the buffered transaction packets in sequence to a destination. The control logic can further be operable on receipt of a control packet indicative of non-receipt by the destination of a transmitted transaction packet to retransmit the non-received transaction packet and transaction packets transmitted from the transaction packet buffer subsequent to the non-received transaction packet.

REFERENCES:
patent: 5802055 (1998-09-01), Krein et al.
patent: 6243781 (2001-06-01), Gandhi et al.
patent: 6820091 (2004-11-01), Weigelt
patent: 6862673 (2005-03-01), Lee et al.
patent: 6931472 (2005-08-01), Kondo et al.
patent: 7191255 (2007-03-01), Wong et al.
patent: 2002/0138790 (2002-09-01), Nishtala
patent: 2004/0019729 (2004-01-01), Kelley et al.
patent: 2005/0125590 (2005-06-01), Li et al.

Affiliated with

Also associated with

Rating

Method and apparatus for providing efficient output... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for providing efficient output..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing efficient output... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3987641