Oscillators – Ring oscillators
Reexamination Certificate
2006-09-05
2006-09-05
Tra, Quan (Department: 2816)
Oscillators
Ring oscillators
Reexamination Certificate
active
07102450
ABSTRACT:
A tapped phase shift ring oscillator may be used to provide multiple clock signals having variable phase delays. Phase delays may be selected to compensate for clock skews at different locations on high speed chips, or to provide clock signals having specific, desirable phase relationships, such as quadrature signals. The phase shift ring oscillator includes an odd number of amplifier stages. Each amplifier stage includes a phase shift network and an amplifier network. CMOS components used in the phase shift and amplifier networks provide voltage controlled variable phase shift and low gain, wide bandwidth, and low output impedance.
REFERENCES:
patent: 3121846 (1964-02-01), Wormser
patent: 3516318 (1970-06-01), Wayne, Jr.
patent: 3931588 (1976-01-01), Gehweiler
patent: 4649296 (1987-03-01), Shoji
patent: 4855696 (1989-08-01), Tan et al.
patent: 4860322 (1989-08-01), Lloyd
patent: 4891609 (1990-01-01), Eilley
patent: 5086271 (1992-02-01), Haill et al.
patent: 5086500 (1992-02-01), Greub
patent: 5206609 (1993-04-01), Mijuskovic
patent: 5227677 (1993-07-01), Furman
patent: 5264746 (1993-11-01), Ohmae et al.
patent: 5298870 (1994-03-01), Cytera et al.
patent: 5307381 (1994-04-01), Ahuja
patent: 5396198 (1995-03-01), Yamashita et al.
patent: 5398262 (1995-03-01), Ahuja
patent: 5418475 (1995-05-01), Otaka
patent: 5434456 (1995-07-01), Booth
patent: 5504782 (1996-04-01), Campbell, Jr.
patent: 5517532 (1996-05-01), Reymond
patent: 5546023 (1996-08-01), Borkar et al.
patent: 5548226 (1996-08-01), Takekuma et al.
patent: 5561692 (1996-10-01), Maitland et al.
patent: 5586307 (1996-12-01), Wong et al.
patent: 5696440 (1997-12-01), Harada
patent: 5696953 (1997-12-01), Wong et al.
patent: 5767715 (1998-06-01), Marquis et al.
patent: 5777520 (1998-07-01), Kawakami
patent: 5793246 (1998-08-01), Vest et al.
patent: 5811983 (1998-09-01), Lundberg
patent: 5812708 (1998-09-01), Rao
patent: 5821768 (1998-10-01), Rau
patent: 5861764 (1999-01-01), Singer et al.
patent: 5867432 (1999-02-01), Toda
patent: 5939950 (1999-08-01), Kamei
patent: 5942947 (1999-08-01), Bhagwan
patent: 5944836 (1999-08-01), Edahiro
patent: 5974560 (1999-10-01), Hotta et al.
patent: 6025261 (2000-02-01), Farrar et al.
patent: 6046653 (2000-04-01), Yamada
patent: 6081162 (2000-06-01), Johnson
patent: 6081165 (2000-06-01), Goldman
patent: 6107893 (2000-08-01), Forbes
patent: 6239684 (2001-05-01), Farrar et al.
patent: 6271678 (2001-08-01), Sochoux
patent: 6271730 (2001-08-01), Abe et al.
patent: 6310505 (2001-10-01), Ogawa et al.
patent: 6310523 (2001-10-01), Chen et al.
patent: 6310928 (2001-10-01), Yunome
patent: 6369624 (2002-04-01), Wang et al.
patent: 6376895 (2002-04-01), Farrar et al.
patent: 6377156 (2002-04-01), Farrar et al.
patent: 6380787 (2002-04-01), Forbes
patent: 6388492 (2002-05-01), Miura et al.
patent: 6396358 (2002-05-01), Poss et al.
patent: 6535071 (2003-03-01), Forbes
patent: 6539490 (2003-03-01), Forbes et al.
patent: 6552564 (2003-04-01), Forbes et al.
patent: 6617936 (2003-09-01), Dally et al.
Yip, K., “Clock tree distribution: balance is essential for a deep-submicron ASIC design to flourish,”IEEE Potentials,vol. 16, No. 2, pp. 11-14, Apr.-May 1997.
Carrig et al., “A Clock methodology for high-performance microprocessors,”Proc. Custom Integrated Circuits Conference,Santa Clara, CA, May 5-8, pp. 119-122, 1997.
Neves et al., “Automated synthesis of skew-based clock distribution networks,”VLSI Design,vol. 7, No. 1, pp. 31-57, 1998.
Ishibashi et al., “A Novel clock distribution system for CMOS VLSI,”Proc. IEEE Int. Conf. on Computer Design: VLSI in Computers and Processors,Oct. 3-6, Cambridge, MA, pp. 289-292, 1993.
Knight et al., “A Method for skew-free distribution of digital signals using matched variable delay lines,”Symp. on VLSI Circuits,Kyoto, Japan. May 19-21, pp. 19-20, 1993.
Liu et al., “Low-power clock-deskew buffer for high speed digital circuits,”IEEE J. Solid-State Circuits,vol. 34, No. 4, pp. 554-558, 1999.
Sutoh et al., “A Clock Distribution Technique with an Automatic Skew Compensation Circuit,”IEICE(Inst. of Electronic. Information and Communication Engineers, Japan), vol. E8 I-C, No. 2, pp. 277-283, 1998.
Mule et al., “10 GHz Hybrid optical/electrical clock distribution network for gigascale integration,”Proceedings of the 1999 12thAnnual Meeting IEEE Lasers and Electro-Optics Society(LEOS'99). Francisco, CA, Nov. 1999, vol. 2, pp. 627-623.
Micro)n Technology, Inc.
Tra Quan
TraskBritt
LandOfFree
Method and apparatus for providing clock signals at... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing clock signals at..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing clock signals at... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3588074