Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-03-07
2003-10-28
Ngô, Ngân V. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S059000, C257S072000, C257S401000
Reexamination Certificate
active
06639281
ABSTRACT:
The present invention relates to a novel pixel structure that employs at least one organic thin-film transistor (OTFT). More specifically, the present invention provides a new transistor structure where an OTFT electrode on the data-line side of the transistor is extended or wrapped around three sides of the transistor relative to a pixel-side electrode.
BACKGROUND OF THE DISCLOSURE
A conventional pixel is shown in FIG.
1
. The source and drain contacts for the TFT are made from a metallization layer (such as palladium) that makes an ohmic contact to the organic layer. This metallization layer is also used to form the data lines (column lines) of the display, where it contacts one side of the pixel transistor. The transparent indium-tin oxide (ITO) pixel electrode contacts the metallization on the other side of the transistor. A “pad” of metallization contacts the TFT and lies over the ITO, as shown in FIG.
1
. The gate metallization lies under a gate dielectric layer (such as silicon dioxide or silicon nitride) that separates it from the organic layer.
The structure of
FIG. 1
has high capacitance between the gate electrode and the source-drain metallization that runs out to the ITO pixel electrode, where the parasitic capacitance is roughly proportional to the area of overlap between the two electrodes. This is a serious issue, since as the transistor makes the transition from an “on” state to an “off” state, this capacitance results in a large capacitive “push-down” (for n-channel TFTs) or “push-up” (for p-channel TFTs) in the pixel voltage when the transistor is turned off. This change in the pixel voltage is about 15 volts for the pixels that are fabricated using the conventional geometry. The capacitance is non-uniform from pixel to pixel, so it leads to non-uniform pixel voltages across the display, i.e., the light intensity across the display will also vary and will be noticeable. It also requires the OTFTs to be able to withstand larger voltages between gate, source, and drain, than they would in the absence of the capacitive effect.
Therefore, a need exists for a novel pixel structure having an OTFT structure that minimizes gate-to-pixel capacitance.
SUMMARY OF THE INVENTION
The present invention is a novel pixel structure having at least one OTFT that minimizes gate-to-pixel capacitance. In one embodiment, the present invention provides a new transistor structure where an OTFT electrode on the data-line side of the transistor is extended or wrapped around three sides of the transistor relative to a pixel-side electrode. Thus, the pixel-side electrode can be made very small without reducing the effective width (and therefore on-current) of the transistor. Using this novel structure, it is possible to reduce the gate-to-pixel capacitance several-fold.
REFERENCES:
patent: 4597001 (1986-06-01), Bortscheller et al.
patent: 4968119 (1990-11-01), Stewart
patent: 5003356 (1991-03-01), Wakai et al.
patent: 5055899 (1991-10-01), Wakai et al.
patent: 5173791 (1992-12-01), Strathman et al.
patent: 5258705 (1993-11-01), Okamoto et al.
patent: 5402254 (1995-03-01), Sasano et al.
patent: 5414283 (1995-05-01), Den Boer et al.
patent: 5546205 (1996-08-01), Sukegawa et al.
patent: 5587329 (1996-12-01), Hseuh et al.
patent: 5596208 (1997-01-01), Dodabalapur et al.
patent: 5610738 (1997-03-01), Sasano et al.
patent: 5614427 (1997-03-01), Den Boer et al.
patent: 5694185 (1997-12-01), Oh
patent: 5696388 (1997-12-01), Funada et al.
patent: 5736752 (1998-04-01), Hseuh et al.
patent: 5744821 (1998-04-01), Song
patent: 5784131 (1998-07-01), Kim et al.
patent: 5790090 (1998-08-01), Libsch et al.
patent: 5811836 (1998-09-01), Ha
patent: 5835168 (1998-11-01), Takeda et al.
patent: 5844646 (1998-12-01), Yanai
patent: 5870075 (1999-02-01), Yamazaki et al.
patent: 5874746 (1999-02-01), Holmberg et al.
patent: 5877512 (1999-03-01), Kim
patent: 5932892 (1999-08-01), Hseuh et al.
patent: 5981970 (1999-11-01), Dimitrakopoulos et al.
patent: 5994174 (1999-11-01), Carey et al.
patent: 6104041 (2000-08-01), Hseuh et al.
patent: 6147362 (2000-11-01), Keyser
patent: 6157048 (2000-12-01), Powell
patent: 6249326 (2001-06-01), Hebiguchi
patent: 6274884 (2001-08-01), Lee et al.
patent: 6284558 (2001-09-01), Sakamoto
patent: 6307322 (2001-10-01), Dawson et al.
patent: 6307528 (2001-10-01), Yap
patent: 6307611 (2001-10-01), Kim et al.
patent: 6344660 (2002-02-01), Dimitrakopoulos et al.
patent: 6373453 (2002-04-01), Yudasaka
International Search Report, dated Sep. 20, 2002 for corresponding application, PCT/US02/06965.
Copy of Written Opinion dated May 12, 2003 from corresponding PCT application, PCT/US02/06965.
Cuomo Frank Paul
Greening Barry K.
Kane Michael G.
Burke William J.
Ngo Ngan V.
Sarnoff Corporation
LandOfFree
Method and apparatus for providing a high-performance active... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing a high-performance active..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing a high-performance active... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3139079