Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2007-02-27
2007-02-27
Trujillo, James K. (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S400000, C713S502000, C713S503000
Reexamination Certificate
active
10412985
ABSTRACT:
A method for processing data is provided that includes receiving a clock signal at a source driver and communicating the clock signal to a plurality of destination receivers. The clock signal may be received at the destination receivers during a substantially equivalent time interval, the plurality of destination receivers being five.
REFERENCES:
patent: 5691662 (1997-11-01), Soboleski et al.
patent: 5798935 (1998-08-01), Doreswamy et al.
patent: 5866924 (1999-02-01), Zhu
patent: 6070211 (2000-05-01), Neal et al.
patent: 6208161 (2001-03-01), Suda
patent: 6230300 (2001-05-01), Takano
patent: 6260175 (2001-07-01), Basel
patent: 6353352 (2002-03-01), Sharpe-Geisler
patent: 6433606 (2002-08-01), Arai
S. McMahan, B. Erickson, S. McMahon, J. Huxel, A. Husrieh, Z. Wen and D. Steiss, “A 600MHz NT3 Network Processor,” IEEE International Solid-State Circuits Conference, pp. 256-257, 2003.
Baker & Botts L.L.P.
Cisco Technology Inc.
Trujillo James K.
Yanchus, III Paul
LandOfFree
Method and apparatus for providing a clock signal to a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing a clock signal to a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing a clock signal to a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3837549